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This  work  is  concerned  with  the  development  and  investigation  of  a  Dicode  PPM 
(DiPPM) system. 






A  timing  extraction  circuit  that  recovers  the  clock  from  a  DiPPM  sequence  and 
synchronises  the  slots  within  the  frames,  was  constructed  successfully.  This  enabled 
transmission  through fibre optics and Free Space Optics  (FSO). The technique used  for 
the timing extraction circuit of the DiPPM scheme gives an advantage over many of the 
PPM formats. 
An  optical  transmitter/receiver  system  was  developed  and  the  DiPPM  scheme  was 
investigated through optical channels. Results show that the DiPPM sequence transferred 
through the optic system was not changed and the clock had been recovered. A DiPPM 
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0 n  The mean square noise of the receiver. 









( ) 1 fISI P  The following symbol of an S­slot. 
( ) 2 fISI P  The previous symbol of an S­slot. 



























1 0 ISI v  The probabilities of ( ) 1 fISI P  . 
2 0 ISI v  The probabilities of ( ) 2 fISI P  . 
( ) t y x V oS  , ,  Shape of the SET pulse. 










[ ] å .  Sum of terms. 
[ ] * .  Complex conjugate 
[ ] .  Absolute value 
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Optical communication  is concerned with  the  transmission of  information between  two 
distant points using an optical carrier. The information can be transmitted in analogue or 
digital form. In analogue transmission, a source waveform has to be transmitted from the 
transmitter  to  the  receiver  with  as  little  distortion  as  possible.  However,  in  digital 
transmission the information is converted to binary symbols (bits). This information then 




Off  Keying  (OOK)  encoding  and  Manchester  coding  are  two  techniques  which  are 
associated  with  optical  pulsed  digital  signalling.  The  Digital  Subcarrier  Intensity­ 
Modulated System (DSIMS) technique modulates data bits onto an RF subcarrier and an 







coded  by  transmitting  one  pulse  which  is  placed  in  one  of  2 M adjacent  time  slots  to 
represent the data block. The M slots compose a PPM frame and the location of the pulse 




The  PPM decoder must  then  determine  which  of  the M  slots  occurring  during  a  time 
frame contains the optical pulse. In PPM, every symbol of the received signal has to be 
fully  synchronised  with  the  clock  signal.  This  is  achieved  by  the  timing  extraction 
system. Once the clock has been extracted and synchronised with  the start edges of  the 
received PPM signal,  the PPM signal can be decoded  to  the original  form by  the PPM 
decoder.  However, noise in the detection process can cause errors. 
Detection  errors  can  occur  on  the  signal  during  the  time  of  optical  transmission  from 
coder  to  decoder  due  to  receiver  noise.  Thus,  an  error  correction  system  between  the 
timing  extraction  and  the  decoder  system  would  be  desirable  in  order  to  avoid  or 
minimise faults on the coding signal.
21 
A  number  of  PPM  formats  have been previously  investigated; Multiple  Pulse  Position 
Modulation (MPPM) [1­12], Differential Pulse Position Modulation (DPPM) [13­16] and 
many related modulation coding schemes such as Pulse Interval Modulation (PIM) [1­3, 
17­19],  Digital  Pulse  Interval  Modulation  (DPIM)  [20­21]  and  Dual  Header  Pulse 
Interval Modulation  (DH­PIM)  [21­26].  Analysis  has  shown  that  while  each  code  has 







coding  scheme  for  optic  communication  when  compared  to  the  other  PPM  formats. 
However,  digital PPM format means that while a sensitivity advantage is achieved over 
standard  PCM,  it  does  so  at  the  expense  of  a  large  bandwidth  expansion  factor.  This 
results in a final data rate that can be prohibitively high. This led to the investigation of 
various  other  PPM  schemes  of  which,  Dicode  PPM  (DiPPM)  [27],  was  proposed  by 
Sibley  as  a  more  advantageous  format  than  DigPPM.  DiPPM  can  be  effectively 
implemented  as  it uses  two slots  to  transmit one bit of PCM. Unlike DigPPM, DiPPM 
achieves greater sensitivity  than PCM at a slot  rate of  twice  the original PCM data  rate 
[27­30]. 
This  thesis  is concerned with  the  implementation of  a DiPPM system and performance 
over  fibre and  free space optical  channels with various  level of  dispersion. A  complete
22 
optical DiPPM system (coder, timing extraction and decoder) is presented and analysed. 








investigate  the  DiPPM  format.  Thus,  it  will  be  proved  if  DiPPM  format  can 
appear  in  real  time (many PPM formats  are  remained  in  theoretical  levels). The 
initial objective of the DiPPM coder/decoder is for it to be constructed using low 
cost components, giving an advantage over the majority of other PPM schemes. 
·  To confirm theoretical predictions with measurements. 
Output of the DiPPM coder and decoder have to be compared with theory [1­4]. 
By  carrying  out  this  comparison,  it  will  be  proved  whether  the  DiPPM  coder 
produces correct DiPPM sequences and  the DiPPM decoder can decode DiPPM 
sequences  into  PCM. Measurements  of  DiPPM  Power  Spectral  Density  (PSD) 
have  to  be  taken  and  comparison with previous DiPPM PSD  theoretical  results
23 
must  be  analysed.  Should  PSD  outcomes  not  agree  with  those  of  previous 




optics. Thus,  an optical  system  such  as an optical  transmitter/receiver, has  to be 
constructed  and  the  performance of  DiPPM waveforms  through  Plastic  Optical 
Fibre  (POF)  or  free­space,  determined.  Since  the  DiPPM  decoder  will  need  a 






It  is  expected  that  the  discrete  component  based  hardware  for  the  DiPPM 
coder/decoder and timing extraction will be affected by external interference due 
to  the  high  frequencies  (240 MHz)  used.  Thus,  the  DiPPM  coder/decoder  and 
timing  extraction  will  be  synthesised  onto  an  FPGA  which  will  give  reduced 
levels of delays, distortions, external and internal interferences, enabling the code 
to be fully evaluated. 




correction.  A  Maximum  Likelihood  Sequence  Detection  (MLSD)  will  be 
developed  for  DiPPM,  to  correct  or  minimise  errors  that  occur  from  a  long 
distance optical  communication or  from  faulty  reception by  the optical  receiver 
DiPPM sequence. This MLSD will be programmed  in VHDL,  as  it  is  expected 
that the circuit will be complex because of loops, long shift registers and parallel 
processes.  It  is  considered  that  any MLSD  construction  with  logic  components 
will  be  adversely  affected  by  asynchronisation.  These  may  appear  because  of 
external interferences and from internal delays. 
1.2 Document Structure 
An introduction  to the PPM format and possible errors is contained  in  the Chapter 1.  It 
also contains a brief  review of  previous PPM  formats  and of  the  format  that  this  thesis 
presents. 







Chapter 4  contains DiPPM coder  and decoder  circuit construction. The construction of 
DiPPM structures and output results are presented and discussed. 
Chapter 5  confirms  the  results  of  chapter  4  through  software  simulation of  the DiPPM 
coder and mathematical representations of DiPPM sequences. This chapter introduces the 
use of a window equation so  that  the  simulated  results match  the experimental DiPPM 
system. 
The Timing Extraction circuit of  the DiPPM scheme and successful implementation are 
presented  in  Chapter  6.  The  optical  system  (transmitter/receiver)  used  for  optical 
communication of the DiPPM system and measurements taken appear in Chapter 7. 




Chapter  10  concludes  the  work  presented  in  this  thesis,  highlighting  the  original 
contribution of DiPPM and suggesting further work to be done on the DiPPM scheme. 
1.3 Original work presented by the Author 
The work presented  in  this  thesis  is  original  and  has  led  to  several  publications.   The 
main areas of original contribution are:
26 
·  Hardware  implementation  of  the  DiPPM  coder  and  decoder,  developed  by  the 
author,  shows  that  the DiPPM  scheme can be  achieved  for  real  time operation. 
Outcomes agree with theory [27­30]. 
·  Software  simulation  of  the  Dicode  PPM  has  been  programmed.  PCM 
deterministic and pseudo­random binary sequence inputs were coded successfully 
into  DiPPM  format.  Outcomes  such  as  spectrums  and  sequences  are  shown. 
Windowing equations are given and used in the simulation. [31­32] 
·  Original  practical  measurements  of  the  power  spectral  densities  (deterministic­ 
pseudo­random binary  sequence)  are  presented. These  indicate  that DiPPM  is  a 




both  deterministic  and  Pseudo­Random  Binary  Sequence  (PRBS)  signals.  A 
window function was used to produce a pulse width exactly the same as the one 
present  in the experiments. The Power Spectrum Densities  (PSD) of DiPPM has 
been  given  in  the  DiPPM  equations.  Theoretical,  computed  and  experimental 

















limit  on channel  efficiency  and  the modulation  formats  that could  approach  this  limit.. 
Golay published a paper [36] the same year; a theoretical model based on a multi­channel 
and threshold detection system as the first practical way of using digital PPM to attempt 
to  achieve  the  Shannon  limit. This digital  PPM system was  later  named  as QPPM  and 
Golay is regarded as the founder of the QPPM systems. 
In  1961,  Jacobs  [37]  supported Golay’s  opinion  that QPPM  systems were  suitable  for 
space communication. Viterbi,  in 1962, presented a correlation detection model and  the 
associated  word  error  probability  formula  [38].  But  practical  implementation  of  the 
detection method proved  too complex. Gruenberg  [39] worked on Jacobs’  analysis  and 
through  comparison  of  the  efficiency  of  QPPM  with,  AM,  Fm­Fm,  FSK  systems,
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changed  Golay’s  statement  that  QPPM  word  error  probability  can  approach  the 
theoretical  limit  of  Shannon  with  as  small  error  probability  as  desired.  Unfortunately, 




of  timing error and  false  alarm due  to noise on  the  leading edge of  the  received pulse. 
Experiments  on  analogue  PPM optical  fibre  were  completed  in  1975  by  Holden  [42]. 
Three years  later,  an  investigation  took place by Muoi  and Hullett  [43] on  an  analogue 
PPM system,  for  the minimisation of  timing  error  due  to  noise  on  the pulse. A  simple 
sub­optimum  receiver  was  proposed,  which  took  into  account  inter­pulse  interference 
whilst suffering only a small reduction in signal when compared to the optimum design. 
In  1978,  a  publication  by  Luciano  and  Pirani  [44],  presented  an  analysis  of  system 
behaviour  in  terms  of  coding  efficiency,  timing  information  and  PSD  of  a  combined 
Pulse  Amplitude  Modulation  (PAM)  and  optical  communication  system.  The  main 
achievements of  this system are an abundant timing frequency component,  reduced  low 
frequency component and longest interval without a signal level change being three times 
the  symbol  period.  Compared  with  previous  signalling  formats,  this  system  provides 
greater advantage for timing purposes. 
Digital PPM had not been  fully analysed  at  that  time,  except  in  the area of  deep space 
communication  [45­47]. Lee and Schroeder [48] determined  the  laser power  required to 




the use of Conditional Nulling Receivers,  presented a  receiver structure of  digital PPM 
detection  in  1982.  This  receiver  has  the  ability  to  determine,  whether  to  coherently 
combine  a  pre­determined  local oscillator  field with  the  received optical  field,  prior  to 
detection. A year later, Garrett considered the performance of optical fibre digital systems 
using  PIN­FET optical  receivers.  In  1986, Pires and de Rocha  [51] maintained  that  an 
APD­FET  receiver  offers  higher  sensitivity  than  a  PIN­FET  in  a  digital  PPM 







By  the  late  1970’s  many  authors  [34­44]  were  involved  with  the  improvement  of  the 
digital  PPM  scheme.  In  the  1980’s  digital  PPM  had  evolved  and  been  analysed  for 
operation over optical fibre channels 
A year after Dolinar’s publication  [51], Garrett  [54­55] considered  the performance of 
optical  fibre  digital  systems  using  direct­detection  and  coherent­detection  PIN­FET 
optical receivers for Gaussian received pulse shape. It was shown that the PIN­FET PPM
31 
receiver  provides  a  sensitivity  of  10  to  12 dB  greater  than  that  of  PCM  systems. This 













that,  at  a  highly  dispersive  fibre  channel,  the  complex  pre­detection  filter,  derived  by 
Garrett, could be replaced by a matched filter alone. Calculations demonstrated that with 
the use of a matched filter,  the system would give degradation in  receiver sensitivity of 
only 1.3 dB.    In  1991, Massarella  and Sibley  [62]  confirmed  that  for  highly dispersed 
pulses, the optimal pre­detection filter, suggested by Garrett, can be replaced by a simple 
sub­optimal filter with a bandwidth higher than that of the matched filter. This provides a 
1  dB  reduction  in  receiver  sensitivity  compared  to  the  optimum  receiver.  Cryan  and 
Sibley  [63],  through experimental  results  for  a  coherent  heterodyne  test  ring using  this 





Timing  extraction  is  an  inevitable  process  for  any  digital  transmission  system. Bennett 
[65] was one of the first authors to address the statistical and timing description of timing 
extraction  synchronisation.  Many  other  publications  have  been  mentioned  on  timing 
extraction in digital transmission systems [65­68] and on the structure of the synchroniser 
[69­70]. Gagliardi [71] presented a method that used pulse edge tracking to feed an error 
signal  to  an oscillator  running at  the slot  frequency.   The DC component was  removed 
from  the  pulse  train,  integrated  between  ½  and  1.5  slot  durations  and  average  value 
determined  as  error  signal.  Six  years  after Gagliardi’s  publication  in  1980, Gol’dsteyn 
and  Frezinskiy  [72]  presented  an  algorithm  that  defines  the  position  of  a  digital  PPM 
pulse  under  non­ideal  clock  synchronisation.  In  1983  Gagliardi  investigated  the  time 
synchronisation problem that exists in PPM systems [73] and considered a method using 
a  correlator  to establish  the error  signal  that corrects  the oscillator  [74­75].  The use of 





digital  time  frame.  Spectral  properties  of  PRBS  digital  PPM  data  were  published  by 
Elmirghani [80­84] in 1992. An analytical solution was presented for a given coding level 
and  modulation  index  and  requirements  for  slot  and  frame  synchronisation  were 
considered. Elmirghani  also developed  an original  technique  for  frame  synchronisation 





PPM  format  structure. The basic methods  for  the  frame phase synchronisation of PPM 
systems are: 
·  A  popular  method  to  extract  the  clock  from  a  PPM  format,  particularly  with 
satellite optical space PPM, is with the use of a maximum likelihood detector. The 
synchronisation  sequences  are  inserted  periodically  into  the  data  stream;  at  the 
receiver  the  frame  phase  is  estimated.  Hence,  they  are  synchronised  with  the 
generated  frame  clock.  Because  these  inserted  sequences  do  not  contribute 
towards  the  data,  they  represent  a  redundant  power  and  therefore  reduce  the 
sensitivity of  the system. The system operating bit  rate  is  reduced  as sequences 
must be added at the transmitter and then deleted from the receiver at a later point. 
·  An alternative method, which does not suffer from any limitations, has been used 
in  space  PPM  to  track  pairs  of  back  to  back  pulses.  As  optical  fibre  PPM  is 
different of that of the satellite PPM structure, higher coding levels must be used
34 
in  order  to  achieve  optimum  sensitivity.  Sun  and  Davidson  [85]  defined  some 
natural acquisition sequences in optical fibre PPM. 
·  Phase Lock Loop  (PLL)  in  timing extraction  and  synchronisation  systems does 
not affect the sensitivity of PPM.  The PLL generated clock is synchronised with 
the PPM signal.   Hence,  the PPM  format  does not  lose  its  sensitivity and could 
therefore be used in most PPM formats. 
·  A  final method uses  redundancy  introduced by  a  line code  [86­87] which  limits 
the  maximum  pulse  deviation  from  the  centre  of  the  frame  and  estimates  the 
frame  phase.  However,  this  method  adds  complexity  at  both  transmitter  and 
receiver as it requires coders and decoders which make implementation difficult. 
2.3 PPM and Error Correction 
In  the  1980’s,  analysis  of  the  digital  PPM  scheme  was  mainly  concerned  with 
implementation over optical fibre channels. Usually, the pre­amplifier and effect of fibre 
dispersion  limited bandwidth. There  are  three  types of  detection error  in PPM systems: 
erasure  errors,  false  alarm errors  and wrong­slot  errors.    False  alarm  appears when  the 
amplitude noise  is greater  than  the  threshold  level. False pulses can occur  in an empty 
slot and the decoder will take them into account.  Wrong­slot errors occur when the PPM 
pulse  changes position  to  the next, or  previous slot  from  its  original  (eg:  a  7  bit  PPM 
word  ‘0001000’  could  be  ‘0010000’  or  ‘0000100’).  Wrong­slot  error  can  also  appear
35 
when the PPM pulse remains in the correct slot but produces a false pulse (ex: ‘0001000’ 
could  be  ‘0011000’  or  ‘0001100’).  While  an  optimal  filter  can  be  derived  for  the 





coding  techniques  for  an  optical  fibre  PPM  channel.  Several  subsequent  publications 





Barry  [93]  in a comparison of  the sensitivity  and bandwidth efficiency of  digital PPM, 
overlapping PPM and multiple PPM, showed that an 8 level digital PPM system requires 
4.4dB less power than a (4/2) MPPM system when channel bandwidth is high and MLD 
have  been  used  in  both  cases.  Sibley  [8]  proposed  the  matched  filter  based  slope 
detection/MLD (MF­MLD)  technique  to  reduce  the  impact of  ISI on MPPM system in 
2004. Three years later, he [10] used maximum likelihood sequence detection (MLSD) to 
recover the original PCM word from the MPPM scheme. In 2008, Sibley and Nikolaidis 




In  1977,  a  form  of Multiple  PPM  (MPPM) was  considered by  Lee  and  Schroeder  [1]. 
This incorporated digital PPM with multiple pulses per time frame.  In 1978, Gol’dsteyn 
and Frezinskiy [2] theoretically investigated this modulation format. The noise immunity 
of  MPPM  was  considered  by  Yemin  and  Petrich  [4]  a  year  later.  Yemin  and  Petrich 
completed  their  investigation  by  using  operating  signals  under  intersymbol  noise 
conditions  such  as  pulse  broadening.  They  derived  error  probabilities  for  incorrect 
reception of the signal, assuming a Gaussian received pulse shape and threshold crossing 
detection. In 1984, Bar­David et al [5] published research on Overlapping PPM (OPPM). 
This allows multiple positions per  pulse width  as well  as  fractional modulation  indices 
(number  of  pulse  widths  per  frame).  He  concluded  that  OPPM  offers  a  20  percent 
advantage over conventional PPM in nats/photon. 
In  1989,  Sugiyama  [6]  proposed  MPPM  as  a  method  to  improve  band­utilization 
efficiency of an optical PPM channel. He concluded that transmission bandwidth can be 




In  2004, M.J.N.  Sibley  [8]  presented performance  analysis  of  a  (12/2) MPPM scheme 
(fig.  2.2)  coding 1 Gbit/s  PCM data  and  the  use  of  graded­index plastic  optical  fibre. 
Maximum  likelihood detection  (MLD) was used  to  recover  original PCM data  and  the 
effects  of  pulse  dispersion  on  the  wrong­slot,  false  alarm  and  erasure  detection  errors
37 
were examined in detail. Results show that this MPPM scheme requires 2754 photons per 
pulse  (­35.51 dBm),  as  opposed  to 1  x  10 4  photons per  pulse  (­28.15 dBm)  for  PCM 
when operating under wide bandwidth conditions. A method for reducing the effects of 
ISI  and  IFI  at  low bandwidths was  also presented. Two  years  later, M.J.N.  Sibley  and 
R.A. Cryan  [9]  presented  an  analysis which  significantly  simplifies  receiver  design by 




the performance of a ( ) 12Y  MPPM system; they concluded Gray code to be most effective 
as it minimises Hamming distance. 
H.  Park  [12]  proposed  partial­response  precoding,  instead  of  MLSD,  as  a  method  of 





In  order  to  compare  this  PPM  scheme  (Multiple  PPM)  with  that  which  this  thesis 
























In  1984,  Shirokov  [13]  presented  Differential  PPM  (DPPM)  and  evaluated  reliability 
when  transmitted  over  optical  fibre  channels.  In  1988,  Zwillinger  [14]  proposed 
Differential  PPM  (DPPM)  as  a way  to  increase  the  throughput  for  a  band­limited  and 
average­power­limited  optical  channel.  Hard­decision  decoding  of  DPPM  on  photon­ 
counting  channels  was  analysed  by  the  same  author.  In  the  same  year,  Peile  [15] 
analysed  Differential  PPM  with  error  correcting  codes  combined  with  interleaving 
techniques.  In  1999  Da­shan  Shiu  [16]  also  examined  the  use  of  DPPM  for  optical 
communication systems, using intensity modulation with direct detection in the presence 
of additive white Gaussian noise. He presented expressions for error probability and the 
power spectral  density of  the DPPM format. He  concluded  that  for  a given bandwidth, 
DPPM requires significantly less average power than pulse­position modulation  (PPM); 





































system,  representing  a  discrete  PPM  system  were  published.  [1].  The  laser  power 
required  to  achieve  a  given bit error  rate was presented. Gol’dsteyn and Frezinskiy  [2] 




and  slot  synchronisation.  Pulse  interval  modulation  (PIM)  requires  no  symbol 
synchronisation, while offering an improvement in bandwidth efficiency [18­19]. 




ceiling bounce model  (CBM), have been widely used to predict  ISI power penalties  for 
diffuse  digital  pulse  interval  modulation  DPIM  and  Dual  Header  pulse  interval 
modulation (DH­PIM) [21­23]. Aldibbiat and Ghassemlooy [24­25] confirmed that DH­ 
PIM offers higher  transmission capacity while requiring  less transmission bandwidth as 
compared with PPM and PIM.  In 2001,  they  investigated  [26]  the performance of DH­ 





Figure  2.4  presents  PPM,  PIM,  DH­PIM  (a=2)  and  DH­PIM  (a=1)  sequences  in 
comparison with a PCM sequence. 







In  several  publications  [80­83],  the  spectrum  of  digital  PPM  has  been  presented  and 
analysed. Elmirghani [83] presented a characterization of optical fibre digital PPM based 
on cyclostationary properties. He stated that optical fibre PPM, unlike satellite PPM, can 
exhibit  discrete  components  at  frame  repetition  rate.  He  also  developed  an  original 
characterization for the cyclostationary PPM format, when impaired by timing jitter [94­ 
95]. 
In  1998, Win  [96]  presented  an  analysis of  digital  PPM power  spectral  density  (PSD). 
Win  generated  expressions  for  the  PSD  of  digital  pulse  streams  using  wide  sense 
cyclostationary  (WSCS)  sequences,  in  the  presence  of  arbitrary  timing  jitter;  methods 
based on stochastic theory were employed. Setting the period of WSCS sequence equal to 
one, results were obtained for a wide sense stationary (WSS) sequence. It was concluded 
that  asymmetry of  timing  jitter  does not affect  the PSD. Mathematical calculations  and 
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The  dicode  technique  is  not  a  PPM  format.  It  is  usually  used  in  magnetic  recording 
channels where bandwidth  is  limited. Nevertheless,  reference  to  this  technique  and  the 
presentation of its format is indispensable for the better understanding of the Dicode PPM 
(DiPPM) scheme. 
In  1971,  Kobayashi  [97]  published  several  coding  techniques,  including  the  dicode 
technique,  for  the  transmission and recording of digital data. Additionally, he presented 
error detection and correction of codes intended to combat random, or burst noise. Peter 
Kabal  [98]  states  that  because  in  real  systems,  data  is  not  truly  random,  selected  input 
sequences  could  conceivably  suffer  severe  error  propagation;  precoding  is  therefore 
unhelpful.  In  2001, Mats Oberg  [99] presented  an  analytical method  for  estimating  the 
average  Euclidean  distance  spectrum  for  a  serially  concatenated,  trellis­coded  partial 
response  channel.  The  technique was  applied  to  the  dicode  channel, with  and without 
precoding. 
Few  applications  have  been  discussed  which  examine  the  dicode  technique  in  optical 
fibre links. In 1999, Katsaros published outcomes of a comparison of the impact of FWM 
on  binary,  duobinary  and  dicode  modulation  in  DWDM  systems  [100].  Comparison 
between duobinary,  dicode  and partial  response class 4 modulation  schemes  for  optical 
systems  have  been  presented  [101].  The  robustness  of  duobinary,  dicode  and  partial 
response class 4 modulation schemes through binary transmission in a two channel WDM 
system  [102]  has  been  also mentioned.  Finally,  duobinary  and  dicode  comparison  has
46 







is constant. When PCM data  transition turns from logic zero to  logic one,  the dicode  is 





















proposed  for  use  in optical  communication  links. Although  these schemes operate with 
higher data  rates  than  their PCM counterparts,  they offer greater  sensitivity  than PCM; 
with  digital  PPM  providing  a  5  to  11  dB  improvement  [54­55,  57­59,  63,  105].  The 
optimum receive filter for digital PPM consists of a noise­whitened matched filter and a 
proportional  derivative  delay  (PDD)  network  [54­55,  105].  As  this  PDD  network  is 
adjusted for individual links, implementation is complicated. 
M.J.N.  Sibley  devised  an  original  coding  scheme;  Dicode  Pulse  Position  Modulation. 
Dicode  PPM had been presented  in  two versions. The  first version  is  the Dicode Pulse 
Position Modulation  (DiPPM­ISI)  [27],  with  two  guard  slots  to  be  used  to  reduce  the 






ISI) or  twice  (DiPPM) increase in speed. Although this Thesis (measurements,  theories, 
simulations,  mathematics,  outcomes  etc.)  presents  only  DiPPM  (without  inter­symbol 
















original PCM, speed  is  reduced when compared  to digital PPM. Hence, DiPPM can be 




















with symbol probabilities of 1/2, ( ) x 2 1  , 1/4 . The S signal has a probability of 1/2 because 








( ) ( )  ) ) 4 5 ( ( ) ) 4 3 ( ( , ,  0 0 0  s s oS  T x t V T y t V t V t y x V + - + + + + =  (3.1) 
( ) ( )  ) ) 4 3 ( ( ) ) 4 5 ( ( , ,  0 0 0  s s oR  T y t V T x t V t V t y x V + - + + + + =  (3.2) 






















































































































æ + å  (3.3) 




Detection errors  that occur  in DiPPM systems in the presence of significant ISI, are  the 
same as digital PPM: wrong­slot, erasure and false alarm. 
Wrong­slot Errors 
Wrong­slot  errors  occur when  noise  on  the  rising  edge  of  a  detected pulse  causes  the 
pulse to appear in adjacent time slots. In order to minimise this error, the pulse is detected 
in  the centre of the time slot width  s T  . Thus, errors are generated when the edge moves 












t slope T Q  d s s =  (3.5) 
2 
0 n  is the mean square noise of the  receiver, and slope (  d t  )  is the slope of the received 
pulse  at  the  threshold  crossing  instant,  d t  .The  presence  of  ISI  means  the  slope of  the 




R slot.  In  the  first  case, no detection error occurs because  the preceding slot  is a guard 
and the decoder will not recognize the false threshold crossing. In addition, as the pulse is 
still  present  in  the S  slot,  it will  be  detected  correctly.  In  the  second  case,  the S pulse 
appears in an R slot and this leads to detection errors. The probability of this happening is 
s P  as defined by equation (3.4) using the slope of the pulse defined by (3.1). This error 
causes  the  current  PCM  bit,  and  all  following  bits,  to  be  in  error  until  an  R  pulse  is 










When  the pulse  is  in  the R slot,  the slope must be obtained using  the pulse defined by 























d v  is  the  threshold  voltage.  When  ISI  appears,  the  pulse  is  dispersed  so  that  peak 
amplitude occurs after the time slot where the threshold crossing occurs. Hence, the peak 








































Due  to  ISI,  there  can be  a  signal  voltage  in  the slots  surrounding  the one  containing  a 
pulse.  Noise  on  this  voltage  can  lead  to  a  threshold­crossing  event  when  no  pulse  is 
presented; so called  false  alarm errors. Although  there  are many different  types of  ISI­ 
induced  false  alarm  present  in  DiPPM­ISI,  only  the  most  significant  have  been 


















t v v Q  d d f - =  (3.10) 
where  ) ( 0  d t v  being  the  ISI  voltage  at  the  decision  time  in  the  time  slot  under 
consideration. This voltage is dependent on whether an S or R pulse has been received.
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major  source  of  error  is  an  R  pulse  spreading  into  the  S  slot  immediately  before  it. 
Further  sources of  ISI­induced  errors can be neglected  as  they  involve pulse  spreading 
over several time slots and the effect is therefore minimal [27, 29]. 
If  a  pulse  in  slot R generates  a  voltage  in  the S slot  immediately before  it,  the decoder 
will register an S pulse before the arrival of the pulse leading to (y+1) PCM errors. The 
ISI voltage  in the S slot comes  from the preceding S pulse,  the current R pulse and  the 
following S pulse. Thus [29] 





yT t v xT t v v Q  s d s d d fr - + + - =  (3.12) 
The  equivalent  PCM  error  probability,  Ts efR P -  ,  is  obtained  by  substituting  (3.12)  into 
(3.11) to obtain  f P  and  using (3.3) with x=0, y=0 and (y+1) errors.
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a  Butterworth  filter  and 1 Gbit/s  PCM  data,  are  ­37.48  dBm  for  100 = n f  and  ­32.24 
dBm for  2 . 1 = n f  [28]. 
An  analysis  for  optical  preamplified DiPPM­ISI  receiver was published  in 2007  [109]. 
Andrew  Phillips  and  Al­Suleimani  analysed  an  optically  preamplified  DiPPM­ISI 
receiver.  They  derived new equations  for DiPPM­ISI  average power.   With  the use of 




While  this  thesis  describes  an  investigation  of  DiPPM  through  fibre  optic 
communication,  it  is useful  to mention  the outcomes of  a  publication  about  the use of 
DiPPM­ISI format on optical wireless communication.  In 2005, Menon and Cryan [110] 
presented original  results  for  a wireless  system employing DiPPM­ISI  and  a  PIN­BJT 
receiver.  This  system  operated  at  a  bit  rate  of  10 Mb/s  and  employed  a  receiver with 
noise  current  of  7.29  x  Hz A  / 10  2 24 -  and  a  bandwidth  of  70  MHz.  Menon  and  Cryan 
mathematically presented three error types (wrong slot, false alarm, erasure)  of  DiPPM­ 




ISI  technique  make  it  an  attractive  modulation  format  for  indoor  infrared  wireless 
transmission. 
3.2 Dicode PPM (DiPPM) 
In 2006, Cryan and Sibley  [30] presented DiPPM in  a different  form. They  considered 
reducing  the  impact  of  intersymbol  interference  on  dicode  PPM,  by  proposing  an 
alternative detection strategy to the slope detection technique normally employed in PCM 
systems.  By moving from slope detection to central decision detection, they showed that 





























00  ¼  no pulse  N 
01                     ¼  SET  S 






































































































where ( ) 2 0  t n  is the mean square receiver output noise,  d v  is the receiver output at the 
threshold crossing time  d t  and  p v  is the peak receiver output which occurs at time  p t  . 
Erasure  errors  in  DiPPM  may  result  in  different  errors  to  the  decoded  PCM  signal. 







symbols is limited to a run­length, n. The probability of a SET occurring is ( ) 2 2 1 4 1 =  . 
The probability of  the next and subsequent dicode symbols being RESET is a ½. Thus, 

























































































v v Q  ISI d f - =  (3.24) 




is reflected by subtracting  oISI V  from  d v  . In the case that the pulse appears in slot R, the 
pulse can spread into the S­slot of the following symbol ( ) 1 fISI P  , or into the previous S­slot 






































































where the probabilities of ( ) 1 fISI P  and ( ) 2 fISI P  are determined from (3.23) by using: 
) ( 0 1 0  s d ISI  t t v v + =  (3.26a) 
and 













































































efN efR es er eb  P P P P P + + + = 
where  eb P  is the average binary error probability [28]. 
3.2.2 DiPPM­PINFET Receiver 












Two  years  before  Cryan  and  Sibley  [30]  presented  DiPPM  format  with  minimised 







the  DiPPM­ISI  frame  rate  component  directly  from  the  pulse  stream.  Due  to  the  low­ 














































continuous  PSD  of  equation  (3.28)  [103].  Later,  hardware  and  simulation outcomes of 
DiPPM of [109] did not agree with that of fig.3.4. A year later [31] it was concluded that 
the cause of  this disagreement might be  the different widths of the pulses that had been 
used  in  both  simulations  and  that  a  window  equation  would  have  to  be  used  for  the 






































was  ­2.5 volts to 2 volts,  in order that the correct termination  for the output of the gates 


























4.3 clearly shows  that  the DiPPM SET (10) a bit  (1) at the beginning of a period clock 
and  the  DiPPM  RESET  (01)  generates  a  bit  (1)  at  the  half  clock  period,  as  expected 
(Table 3.C). 















Taking  the  same  measurements  as  previously  stated,  but  with  Pseudo­random  Binary 








the positive bit of SET  (10)  is not  the same width  as  that of  the positive bit of DiPPM 
RESET  (01). This  is  because  synchronisation  achieved with  coax wires  in  the DiPPM 
coder, cannot give 100% satisfactory  results.  Synchronisation  achieved  for  this element 
of the research process is considered satisfactory; 100% synchronization is described at a 




DiPPM PRBS  spectrum achieves  results expected at  the  frequencies of 120 Mbit/s  and 
the harmonics. When comparing  the spectrum of  figure 4.7 with that of  figure 3.4, it  is
77 
















used,  and  were  generated  by  passing  the  clock  signal  through  a  NOR/OR  gate.  The 
DiPPM input signal to the decoder was inverted by a NOR gate, prior to being gated with 
the clock and NOT clock to produce the SET and RESET sequence independently. The 








A  synchronisation  fault  exists  in  the  DiPPM  decoder  because  the  SET  signal  passes 
through  one  more  component  than  the  RESET  signal;  before  both  reach  the  Direct 






The PCM  formatted output  of  the DiPPM decoder  is  accurately  synchronised with  the 

















functioning.  Outcomes  of  the Bit  Error  Rate  Test  set  have  shown  that  no  errors  were 
registered. (  6 10 0 - x  ) 
4.2 Conclusion 
The  construction  of  a  DiPPM  coder  and  decoder  were  presented  for  the  first  time. 
Theoretical  representations  of  the  DiPPM  coder  and  decoder  waveforms  and  practical 
outputs  have  been  given.  The  two  main  sections  of  the  DiPPM  system,  coder  and 
decoder, have been developed with low cost ECL components. 
Although  it  has  been  proved  that  coder  and  decoder  are  correct,  previous  publication 






This  chapter  is  concerned  with  the  development  of  software  and  mathematical 
simulations.    In  order  to  achieve  a  reliable  correlation  between  theoretical  and 
experimental  results,  a  window  function  was  introduced  to  account  for  uneven  mark: 
space ratio of the practical signal. 
5.1 DiPPM Software Simulations 
As  no  previous  DiPPM  coder  simulation  have  been  presented,  it  was  necessary  to 
construct a coder for the first time in order to investigate this PPM scheme. The DiPPM 
coder simulation  (Appendix­A1) was programmed in MATLAB. Four subroutines were 






1­6).  In  line 9,  the main program calls  the  time routine;  in  lines  10  and 11,  the binary 
routine. The difference between  line 10  and  line 11,  is  that  the  first  represents a PRBS 





The  plot  (lines  19­35)  of  the  synchronised  clock,  deterministic  PCM  and  DiPPM 
waveform appear as [31]: 










































Figure  5.2  presents  the  clock,  PRBS  PCM  and  PRBS  DiPPM  waveforms.  All  three 







Although  it  is proved  that the DiPPM coder has been simulated correctly (fig. 5.1­5.2), 
the  PRBS DiPPM PSD of  figure 5.3 does not  agree  with  that of  the hardware DiPPM 
coder  (fig  4.7)  or  with  that  of  publication  [108]  (fig.  3.4).  In  order  to  verify  that  the 
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The  plot  waveforms  of  figure  5.6  confirm  that  equations  5.3  are  correct  and  the 
deterministic  DiPPM  sequence  has  been  mathematically  represented.  Running  the 
periodogram (spectrum) of equations 5.3, the PSD that has been plotted is [32]: 
Fig. 5.7: Deterministic DiPPM PSD of X(t) and  X(­t). 
The spectrum of X(t)  and X(­t)  does  agree with  the  PSD of  the software  deterministic 
DiPPM simulation  (fig.  5.4) but still does not agree with spectrum of  the experimental 







number  of  harmonics  than  the  PSDs of  the deterministic  DiPPM of    software  and  the 





pulse  shape  used.    It  appears  from  those  spectrums  (fig  5.4  and  5.7)  that  the  use  of 
rectangular pulses does not generate sub­harmonics as expected. 
PRBS DiPPM waveform 
A  random  sequence  cannot  be  represented  by  a  mathematical  equation.    The  pulses 
always change place in a random sequence so the equation has to change all the time. On 
the  other  hand,  a  pseudo­random  binary  sequence  (PRBS)  is  a  random  sequence  that 
always will be repeated after a number of bits. In this way, it could be said that a 64 bits 
sequence  (which  is  the  number  of  bits  that  the  signal  generator  repeats  the  PRBS 
sequence), that gives every 8 bits different binaries, could be called PRBS sequence. 
For  this  DiPPM  PRBS  sequence,  all  the  DiPPM  symbols  must  be  used  at  least  once. 
These  are  the  SET  (10),  the  RESET  (01),  the  ‘no­pulse’  (00)  but  the  combination  of 
RESET  and  SET  (RS­0110)  that  occur  in  a  DiPPM  sequence  as  well.  This  can  be 

























Atd Set - + = w w 
p  (5.5b) 
Where A is the amplitude of the pulse, td is the width of the pulse, T is the clock period, 
and  ω  is  equal  to  2πf where  f  is  the  clock  frequency  (1/T). A  DiPPM pseudo­random 
binary sequence (PRBS) is produced when equations 5.4a, 5.4b, 5.5a and 5.5b are added. 
The  phase  shifts  of  the  equations  have  been  calculated  the  way  that  no  SET  will  be 





Atd DiPPMprbs - + + = w w 
p 
))) 4 . 8 ( cos( )) 4 . 4 ( cos( )) 4 . 7 ( cos(  td t n td t n td t n - + - + - + w w w  (5.6) 
The software that plots the equations 5.4, 5.5 and 5.6 is the one in Appendix­B2 (similar 





Fourier  harmonics  of  its  four  pulse  train  is  given  in  lines  19­22  and  finally  in  line 23 










Plotting  just  the PRBS DiPPM waveform  in comparison with  the clock  (Appendix­B2, 
lines 61­71) gives: 




































the  sequence  R/0/S/0RS/0R,  is  repeated  constantly.  However,  as  figures  5.9  and  5.10 
show,  the  pulses  have  different  positions  in  every  6  clock  period.  Hence,  the  binary 
‘010010011001’  which  exists  in  the  first  6  clock  cycles  (fig.  5.10),  differs  from 



































The  spectrum of  the  PRBS DiPPM  equation  is  the  same  as  that  of  the  PRBS DiPPM 
simulation (fig. 5.3). The harmonics that appear on the curves of the spectrum (fig. 5.11) 
are  not  powers, but  harmonics  that occur  because  the PRBS DiPPM equation does not
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take as many samples as the software simulation. Infinity harmonic samples were added 
(Appendix­B2,  line  19­22)  to  exactly  simulate  the  software  (Appendix­A1).  Both 
spectrums (fig. 5.3 and 5.11) produce  the same curves. Additionally,  same powers have 
been  given, both below  ­50dB  (the  spectrum of  figure 5.3 much  lower  powers  that  its 
figure presents).  Plot resolution is not fine enough to show all the details.  Comparison of 





discussed  in  section  5.2,  this  disagreement  may  have  occurred  because  of  Matlab 
periodogram settings. On closer investigation of the periodogram command, 
periodogram(X, window, 'one­sided', nfft, fs); 
it  can  be  seen  that  the  periodogram  uses  the  signal  ‘X’  at  which  is  going  to  give  its 
spectrum. In the second part of the periodogram there is the word ‘window’. This is the 
vector  which  specifies  the  coefficients  of  the  window  used  in  computing  a  modified 
periodogram  of  the  signal  used  as  input;  in  this  case  the  DiPPM.  Both  input  signals 
DiPPM and window have to be vectors of the same length. When no specific window has 




spectrum which  contains  the  total  signal power,  in  half  the Nyquist  range. The  integer 
‘nfft’ specifies the length of the Fast Fourier Transform (FFT), while ‘fs’ is the sampling 
frequency  specified  in  hertz  (Hz).  This  computes  the  PSD  vector  ‘X’  and  the 
corresponding  vector  of  frequencies.  The  power  spectral  density  which  has  been 














n  j j  e n e S m 





























to alter mark­space  ratio of  the pulse and  affect  rise  and  fall  times.   The  filter  impulse 







15  ft ft ft ft W p p p p + - + =  (5.9) 
where w is equal to 2πf.  Figure 5.8 shows the spectrum obtained from equation 5.9 and 
the mathematically predicted spectrum of the deterministic DiPPM signal [32]. 








The  deterministic  DiPPM  spectrums  of  figure  5.12  correlate  with  the  experimental 
deterministic DiPPM PSD in both powers and shape of graph.  As do the PRBS DiPPM 
spectrums of  figure 5.13, with  the spectrum of  the experimental PRBS DiPPM. Hence, 
waveforms and spectrum outcomes of the experimental DiPPM coder are correct. Further 
investigations  indicate  that  the  window  function  used  in  the  software,  as  part  of  the 
routine  that predicts  the PSD of a signal, did not accurately  reflect the properties of  the 
practical pulse. Consequently, the window was redefined (equation 5.9) so that agreement 
was obtained between experimental,  theoretical and computer predicted results.  Results 
obtained  with  a  coded  PRBS  signal  show  a high  degree of  correlation,  only when  the 
window is used.  When the same software simulation was run with a random PCM input 
sequence, the spectrum of random DiPPM was as follows: 






























The  random  DiPPM  spectrum  of  figure  5.14  correlates  with  that  of  PRBS  DiPPM. 
Powers appear at 120 MHz and multiples of, as expected. It can be seen from figure 5.15, 





























In  a  previous  publication  [108],  a  derivation  was  presented  for  the  PSD  of  a  PRBS 
DiPPM  signal.  The  author  of  the  publication  presented  the  PSD  of  the  DiPPM­ISI 
(section  3.1);  not  the  DiPPM  spectrum  (section  3.2)  as  contained  in  this  thesis.    It  is 
helpful  to  examine  the  differences  between  the  spectrum  graphs  (figures  3.4  and  4.7 
(5.13)). The results in publication [103] agree with the work presented in this thesis, only 





at  120 MHz  and 240 MHz,  the hypothesis  of  publication  [108],  to  extract  the DiPPM 
frame­rate component directly from the pulse stream is still possible. 
The correct PSDs of experimental DiPPM have been presented and have been confirmed 
by software and mathematical  simulations. This shows  that  the DiPPM coder  produces 





Timing extraction, slot and  frame synchronisation of DiPPM are  simple  to be  achieved 













DiPPM coder was  constructed  using  ECL  circuitry,  and  the phase  detector  is  an  ECL 










Ended VCO  input existed at  that point)  and was  received by  the  Loop Filter  (OpAmp­ 
741)  (datasheets).  The  Loop  Filter  (fig.  6.1)  is  the  primary  building  block  which 
determines  the  dynamic  performance  of  the  loop.  It  removes  any  noise  and  high­ 
frequency  components  from  the  output  voltage  of  the  phase  detector,  thus  giving  an 
average DC voltage: 






Where Vin  is the loop input voltage, Vout is  the loop output voltage, z  is  the damping 
factor and w is the ratio of  the  input  frequency (  i w  )  to  the undamped natural frequency 





















Where  0 w  is  the VCO output  frequency,  f V  is  the VCO control voltage  from  the  Loop 






output  to  the ECL level. The VCO output and  the DiPPM input were  compared  in  the 
phase detector (fig.6.1). The output of the phase detector (fig.6.4) or error voltage, is an 
average DC  voltage,  proportional  to  the difference  in  frequency  (DiPPMf  ­VCOf)  and 
phase f D  of the inputs DiPPM and VCO. 
Fig 6.4: DiPPM timing extraction waveforms. 
The  error  voltage  was  filtered  by  the  Loop  Filter,  which  removed  any high  frequency 
noise. Next,  the output of  the  Loop Filter  connected  to  the VCO  to complete  the  loop.
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The  error  voltage  forced  the  frequency  of  the  VCO  to  change  reducing  the  frequency 
difference between the DiPPM and the VCO. As the VCO starts to change frequency, the 
loop  is  in  the  capture  state.  The  process  is  continuous  until  the VCO  and  the DiPPM 
frequencies  are  identical.  Hence,  the  DiPPM  and  the  clock  waveforms  have  been 
synchronised (phase­locked) (fig.6.4). 
6.2 DiPPM Coder­Timing Extraction­Decoder Measurements 
To  verify  achievement  in  clock  recovery  and  synchronisation,  the  DiPPM  coder 
(Appendix3­A),  timing  extraction  and  decoder  (Appendix3­E) were  connected  through 
coaxial wire as is shown in figure 6.5. 
Fig 6.5: Complete DiPPM System coaxes wire communication. 


























that  presented  in  figures  4.4  and  4.7.  This  is  because  the  DiPPM  waveform  passed 
(buffered) through an OR gate (fig. 6.1) and the shape (width) of the DiPPM pulses was 
therefore not expected to change. In order to verify this, the PRBS DiPPM output of the 
timing extraction circuit passed  through  a  double ECL OR gate  (a  component contains 
two OR gates, Appendix­F). The output of one OR gate was connected to  the spectrum 






Through  the comparison of  figure 6.9 with that of  figure 4.7, the theory and  the correct 
operation of the DiPPM timing extraction circuit of this chapter have been proved. 
DiPPM  Timing  Extraction  was  presented  and  proved  to  be  accurate  through 
measurement. PRBS DiPPM sequences were  inserted into  the DiPPM timing extraction 
component; the  clock was  recovered  in all cases. The output (fig. 6.7­6.8) indicates  the 






An  optical  Transmitter/Receiver  system  was  built  for  the  transmission  of  DiPPM 
sequences  from  the  DiPPM  coder  to  the  DiPPM  Timing  Extraction  through  fibre 
(62.5/125 um, duple*8 type, tensile 300N, diameter of 2.8x5.7 mm, with GJFJBV­PVC 
and  GJFJBZY­LSHZ  jackets,  of  a  5.1  metres  length).    The  end  of  the  fibre  was  not 































































The  use  of  the  threshold­crossing  detector  and  filter  is  not  necessary  in  the  optical 
transmitting system (fig.7.2a); the emitter  transmitter alone can satisfactory transmit  the 











The emitter  transmitter  (Appendix3­J)  is composed of  a  bias T  and  an 850nm VCSEL 

























1 2 R g A  m v - =  (7.2) 
mv 
I g  E m  25 =  (7.3) 
while  1 A  is the input voltage at  1 Q  ,  d C  is the emitter­base capacitance,  c C  is the collector 












pass filter of  the  receiver (Appendix3­G)  (with cut off  frequency 240 MHz)  in order to 
avoid any external interference higher than the cut off frequency. Next, it has been leaded 
through the  threshold­crossing detector of  the optical  receiver. With correct adjustment, 
the  threshold­crossing  detector  (Appendix3­N)  gave  the  final  DiPPM  outcome  of  the 
optical transmitter/receiver, shown in figure 7.7. 
Fig. 7.7: Output of threshold­crossing detector (top trace), DiPPM from coder (bottom trace). 





























1 15 . p p p p + - + - =  (7.4) 
Running the simulation code of Appendix­A1 and the equation 5.5 at Appendix­B2 code, 
both with windowing equation 7.4, the spectrum results are: 








































































The  complete  DiPPM  optical  system  (coder,  optical  system,  timing  extraction  and 
decoder)  has  been  presented  and  its  correct  operation  has  been.  It  has  been  also 
mentioned  that delays,  distortions,  internal  and  external  interferences have  affected  the 
DiPPM  system  and  associated  outputs.  Hence,  DiPPM  should be  examined  in  a  more
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stable situation where interferences and delays will be reduced or even to be eliminated. 





































using  a  source  code  in  a  Very  high  Speed  Integrated  Circuits­(VHSIC)  Hardware 
Description Language (VHDL), which specifies how the device functions. The reason for 







The  first  VHDL  coding  version  of  DiPPM  coder  appears  in  Appendix1­C1  and  was 
programmed in Active­HDL (demo). This version simulates the components employed in 
the experimental DiPPM coder in chapter 4 (fig. 4.1). 









Figure  8.1  shows  the  process  of  the  DiPPM  coder  VHDL  software.  The  output 
waveforms  correlate  with  theory.  The  PCM  waveform  has  been  correctly  coded  to 
DiPPM  format.  Hence,  the  simulation  of  Appendix1­C1  is  correct.  Thus,  running  the 
code  using  an  PRBS  PCM  waveform  input  signal,  it  is  expected  to  give  the  correct 
DiPPM coded outcome: 
Fig. 8.2: VHDL: PRBS DiPPM coder simulation 
Figure 8.2  illustrates  the correct  function of  the DiPPM coder  (Appendix1­C1)  through 
















From  figure  8.4  it  can  be  ascertained  that  DiPPM  decoder  VHDL  simulation  of 
Apendix1­C2  is  correct,  as  resulting  waveforms  correlate  with  theory.  The  output 









An  upgraded  version  of  the DiPPM  coder  is  presented  in Appendix1­C3.  The DiPPM 


















(line  1)  and  the  Architecture  (line  2)  sections.  In  the  architecture  section,  the  internal
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two  sequences  (SET­RESET) are added,  they produce  a DiPPM waveform without  the 
use of D flip­flop for the synchronisation. 
8.2.2 DiPPM Decoder 















by software  from ALTERA Company. Unfortunately,  the ALTERA software  (Quartus) 

































PCM  output  sequence  is  delayed  by  half  a  clock  as  expected.  Hence,  the  software 














For completion of  the DiPPM system  (coder­Timing Extraction­decoder),  software was 
required to simulate timing extraction of the DiPPM format. But, the use of the VCO in 
the  timing extraction program is  necessary. As VCO components need  analogue  inputs 
and  VHDL  software  can  not  achieve  such  analogue  process.  Thus  another  software 
language had to be used, which does accept analogue elements, but common with VHDL. 
8.4 VHDL­AMS: DiPPM Timing Extraction 
VHDL­AMS  (VHDL­Analogue Mixed  Signal)  is  the  software  language  which  accepts 
digital and  analogue signals.  It  also converts digital  input signals  to analogue  form and 
vice versa. FPGA components accept VHDL­AMS and VHDL language. With the use of 
this  VHDL­AMS  language  the  PLL  circuit  can be  achieved,  hence  the DiPPM  timing 
extraction circuit (fig. 6.1) can be simulated. 




The  DiPPM  coded  sequence  was  inserted  into  the  buffer  software  (Appendix1­D1)  to 
produce  two DiPPM sequences exactly  the same as  the  input sequence  (fig.  8.16). The 
DiPPM sequence was connected to the DiPPM decoder software and the output sequence
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when  the  clock signal  is  received by  the phase detector  (pin VRef)  and  the clock  is not 
synchronised  with  the  DiPPM  sequence,  which  has  been  received  at  the  Vin  pin,  the 




























the  DiPPM  sequence  is  ‘1’  and  the  asynchronous  clock  sequence  is  ‘0’.  Additionally 











first  two  pulses  at  the  bottom  trace).  However,  when  RESET  appears  in  the  DiPPM 
sequence, the outcome of  the phase detector is not compatible with  the  requirements of 
the  PLL.  Hence,  figure  8.17  demonstrates  a  simulation  of  the  experimental  phase 
detector; driving the PLL circuit. 
8.4.3 Loop Filter 
The  loop  filter  could not  be simulated by VHDL. VHDL­AMS  software  language was 
therefore  utilised,  as  the  loop  filter  is  a  ‘mixed’  (digital  input­analogue  output) 
component.
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As VHDL­AMS  language  can  simulate  resistors,  capacitors  and  inductors,  a  low  pass 
filter  was  incorporated.  VHDL­AMS  language  can  also  accept  mathematics;  thus,  the 
Laplace Transfer Function (LTF) can be used for the loop filter simulation. Hence, each 
individual  component  of  the  filter  can  be  transformed  into  the  s­domain  and  the 
respective interaction can be determined. 
Fig. 8.22: Loop Filter (VHDL­AMS) 
Figure  8.22  shows  the  loop  filter  scheme  that  has  been  programmed  in  VHDL­AMS 





















































+ - + = ò t  c in c  t dt U U VCO f V t VCO 
0 
0  ) ( 2 cos ) ( j k p  (8.2) 
where  0 V  is the maximum output amplitude, kVCO is the simulated VCO gain sensitivity 
(Hz/V),  c f  and  c U  are  the  frequency and  the voltage of  the central point of  the  tuning 
range  and  in U  is  the  control  voltage.  But  for  VHDL­AMS  the  equation  8.2  could  be 
written in a simpler form, as: 
) ( ) (  t V k f t f  lf v c VCO + =  (8.3) 
where  c f  is the VCO centre frequency (Hz),  v k  is the VCO gain  (HZ/V) and  lf V  is  the 
output of  the  loop  filter. The VHDL­AMS program of VCO appears  at Appendix1­D4. 
As the loop filter software, the VCO has the same libraries, while using mathematics and 
analogue  signals. In  the Entity section  the centre frequency and  the gain are set and  the 
inputs and outputs of the system could either receive or produce analogue signals. In the 
Architecture  section  of  the  VCO,  the j  (phi)  is  set,  whilst  the  gain  and  the  centre 
frequency have changed to (rad/s)V and rad/s respectively. In the process of the VCO the
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suitable  for  the  correct  DiPPM  timing  extraction  process.  The  valid  clock  sequence 
required by the phase detector is digital (pulses) in order that the phase deference can be 
calculated. Any negative signal that will be received from the phase detector might cause 

























Outputs  through  optical  measurements  have  been  presented  with  bit  errors  of  8 10 0 - x  . 
While  the number of differing waveforms measured is significant, only a small number 
are  presented  in  this  thesis,  in  order  to  confirm  reliability  of  the  components.  DiPPM 
timing extraction has been simulated in VHDL­AMS, the process analysed and outcomes 









types  are  presented  through  publications.  The  correction  system  known  as  Maximum 













R moved  to the  following S slot or two Rs have been erased  (low probability).  In both 
cases the sequence can be corrected. 
Table 9A: DiPPM MLSD: Wrong­Slot error and detection method (Bold=error) [110]. 
If  the  leading pulse  appears  in  the  following R slot  (Table 9A ­ 4 th  line) of  the current 
frame, the  invalid sequence can only occur  if  there  is an S to R wrong slot, or if two S 
symbols are erased (unlikely). Thus, this sequence can be corrected. 






















positions  that  the R  could appear,  the MLSD sets  the correction pulse  in  the  following 
frame of the middle frame of the sequence. The reason for this decision will be explained 
in the following section. 



















cause  a voltage  to  appear  in  the  following empty  time slot which could contribute  to  a 
false S pulse. Hence, RSS is likely to have been generated by RNS and so SS is always 
set to NS. But  the DiPPM format which  is investigated in  this thesis has no  ISI guards, 
hence both  errors,  RR  and  SS  will  be  accepted.  The  first  symbol  (R  or  S)  of  a  False 
Alarm error is accepted and the second symbol is deleted. Thus, if the first symbol (first 
R of RR or first S of SS)  is the correct  symbol, then the False Alarm error is correctly 
removed. However,  if  the  second  symbol  is  correct  then  the MLSD has  introduced  an 
error. 




The  MLSD  (Appendix1­E1)  for  DiPPM  format  has  been  constructed  in  VHDL. 
However, MLSD has a more complicated software design structure than software designs 









is  to  synchronise  the  internal  processes  and  the  MLSD  component  with  external 
components (such as coder, decoder). 
Step 1 
The  first  version  of  the  MLSD  software  has  been  constructed  to  receive  a  DiPPM 
sequence without errors (SNRNSNR). Two processes are running at the same time, one 
produces the SET sequence (clk=’1’) and the other the RESET sequence (clk=’0’). Only 




DiPPM  sequence  has  been  inserted  to  the  MLSD  system  (fig.9.1)  The  maximum  run 




















both processes,  of  SET  and RESET,  are  running  at  the  same  time. The MLSD system 
















An  area  of  Wrong  Slot  error  correction,  in  a  DiPPM  sequence,  has  already  been 
completed within the Step 2 section. The three remaining errors that have to be corrected 
are  the False Alarm,  the Erasure  and the part  of Wrong Slot error  in which  three  same 
symbols appear in a row (SNNSNS). False alarm and Erasure errors appear when a SET 
is following a SET pulse and the third pulse that follows is a RESET. A Wrong Slot error 
appears when a SET is  following a SET pulse and  the  third pulse that  follows  is also a 
SET. Hence,  the  correction process  of  these  three  errors has  to  take place  at  the  same 
time. 
One approach involves the construction of two different software solutions (for Erasure­ 
False  Alarm  error  correction  and  Wrong  Slot  S/S/S  error  correction).  These  software 
solutions produce different corrected sequences, to be inserted back to the main program. 




error  has occurred  (errorS  is  set  ‘1’)  and counting  commences  from the position of  the 
first SET (countS1). Then, the DiPPM sequence is read by separate process which stored 
the  position of  the  second  SET  (countS2)  and  corrects  the  SET(1 st )  to  SET(2 nd )  as  an 
Erasure or False Alarm (SNNNS=>SNRNS). 

















stateS  and  FlagS would  remain  as  ‘1’  as  would  the  respective  bit  in  the  shift  register. 
When the three SETs sequence have been read by the code ‘E’ the Wrong Slot correction
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process  (wrongslotS=’1’)  is  selected  which  sets  the  errors  and  FlagS  to  ‘0’  so  the 
corrected sequence (fig.9.7) will be passed as the MLSD output. 
Fig. 9.7: Wrong slot S/S/S error corrected. 











the  sequence.  It  seems  that  it  corrects  twice  the  sequence  as  erasure­false  alarm  error. 
Indeed, that is the process of the software. The first time (found a second SET in a row), 




The  second  SET  is  deleted  and  an R  pulse  takes  its  place.  But  the  correction R  pulse 
between the first and the second SET still exists. This method has been used because the 
system  (which works  in  real  time)  can memorise  the place  of  the  first  and  the  second 
pulse,  the  second  and  the  third  pulse  and  the  first  and  the  third  pulse  but  it  can  not 
memorise  the  three  pulses  at  the  same  time.  Hence,  in  a  wrong  slot  error  (S/S/S)  two 
corrections have been made. Thus, it is expected to see both corrections. 
In figure 9.7 there was supposed to be an R pulse between the first and the second SET of 
the S/S/S sequence. Because  the distance  from the  first to  the second SET  is small,  the 
second correction that of second and third SET has managed to delete the R pulse of the 
first  correction.  The  process  that  took  place  was:  SNNNS was  supposed  to  correct  as 
NNNS at SET sequence and RNNNN at RESET sequence. But  the correction has been 
made  as  NNRNNNN  at R  sequence.  So,  the R  from  the  first  pair  correction  has  been 





The  error  has  been  minimised,  but  has  not  matched  the  algorithm  described  in  [110]. 
Hence, another software program has been constructed that corrects the MLSD. 
MLSD corrector 








Hence the  flowchart of  the complete MLSD system  (MLSD and MLSD corrector) will 
appear as: 





The  previous  ALTERA  version  of  DiPPM  coder  in  chapter  8,  was  used  to  produce 
DiPPM sequence  asynchronous with  the  clock.  Results  of  chapter  8  are  correct  as  the 




Thus,  a  DFFs  (D  Flip­flop,  Appendix1­F2)  software  has  been  constructed  that 







the  outputs  of  the  components  have  been  received with  some delay  (usually with half 
clock delay). Hence,  the use of Dffs and changes  in  some components  such  as DiPPM 
decoder that has been used to decode the MLSD output sequence were necessary. 
An MLSD  [110]  for  DiPPM  has  been  presented  and  been  satisfactorily  implemented. 
Experimental  DiPPM  MLSD  shows  that  unlike  the  theory  [110]  in  some  cases  error 
corrections have to be in parallel processes. A large number of incorrect sequences were 
inserted  into  the DiPPM MLSD,  to  be sure  that  all  the errors which  could  appear  in  a 







Until  submission  of  this  thesis,  no  publication  of  any  experimental  outcome  of  the 
DiPPM  application  (except  those  of  the  author)  had  been  considered.  This  thesis 
considers  for  the  first  time,  the hardware  construction of  a DiPPM  coder  and decoder; 
presented  and  explained  in  detail.  Results  of  the  experimental  DiPPM  coder  confirm 
theoretical expectations, with the system error rate being measured as better than  8 10 0 - X  . 
It  has  been  proved  that  it  is  possible  to  develop  a  DiPPM  coder  and  decoder  using 
inexpensive  logic,  providing  the  advantages  of  both  simplicity  and  low  cost,  when 
compared to the development of most PPM formats. 
Mathematical  representation  of  deterministic  and  PRBS  DiPPM  sequences  were 
calculated. Original  software  simulation of the DiPPM coder was  coded  and a window
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equation  given,  which  produced  conditions  similar  to  that  of  the  ‘real’  pulse.  Results 
from both simulations  (software­mathematical)  prove  the  reliability  of  the experimental 




DiPPM  timing extraction hardware  which  recovers  the  clock  from  a DiPPM  sequence 
and achieves slot and frame synchronisation has been introduced and a complete analysis 
of  the  system has  been  given.  Results  prove  the  correct  process  of  the DiPPM  timing 















Analysis  of each software component within  the  clock  recovery and  the DiPPM timing 
extraction systems has been demonstrated. 













introduced  into  the  system  by  moving  the  optical  transmitter  away  from  the 
optical  receiver.  Comparisons of  different  outcomes of  the DiPPM decoder  and 
the  DiPPM  MLSD  decoder  will  be  required  to  determine  the  accuracy  and 
sensitivity of the MLSD. 
·  To  investigate  the  use  of  additional  coding  techniques  such  as  Reed  Solomon 
(RS) to perform error correction (fig. 9.12), thus replacing the need for the MLSD 
system. Outcomes of the DiPPM decoder and the RS decoder will be compared to 
determine  the  validity,  in  terms  of  error  correction  performance,  of  the  two 
techniques. 
·  The complete VHDL DiPPM system (with and without MLSD)  is to be utilised 









a)  The DiPPM coder  has been constructed  from  low  cost  logic  and with  a  simple 
circuit whose outputs agree with the theory [27­30]. 
b)  Mathematical  representation  of  the  DiPPM  sequence  (deterministic  and  PRBS) 
has been presented. 






f)  Timing  extraction  for  DiPPM  format  has  been  developed.  Clock  has  been 
recovered and synchronisation has been achieved. 
g)  Optical  transmitter/receiver  system  has  been  developed  for  the  transmission  of 
DiPPM sequences through fibre optics and free optic space.
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h)  DiPPM coder and decoder  have been programmed  in VHDL and measurements 
taken from an FPGA. 
i)  Timing Extraction for DiPPM scheme has been simulated in VHDL­AMS. 
j)  An  error  correction  (MLSD)  system has been developed  for DiPPM sequences. 

























































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































when  "01000000000000000000000000000000"  =>  correctedS  <= 
"100" & correctedS(n­3 downto 1); 
when  "00100000000000000000000000000000"  =>  correctedS  <= 
"1000" & correctedS(n­4 downto 1); 
when  "00010000000000000000000000000000"  =>  correctedS  <= 
"10000" & correctedS(n­5 downto 1); 
when  "00001000000000000000000000000000"  =>  correctedS  <=  "100000"  & 
correctedS(n­6 downto 1); 
when  "00000100000000000000000000000000"  =>  correctedS  <= 
"1000000" & correctedS(n­7 downto 1);
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when  "00000010000000000000000000000000"  =>  correctedS  <= 
"10000000" & correctedS(n­8 downto 1); 
when  "00000001000000000000000000000000"  =>  correctedS  <= 
"100000000" & correctedS(n­9 downto 1); 
when  "00000000100000000000000000000000"  =>  correctedS  <= 
"1000000000" & correctedS(n­10 downto 1); 
when  "00000000010000000000000000000000"  =>  correctedS  <= 
"10000000000" & correctedS(n­11 downto 1); 
when  "00000000001000000000000000000000"  =>  correctedS  <= 
"100000000000" & correctedS(n­12 downto 1); 
when  "00000000000100000000000000000000"  =>  correctedS  <= 
"1000000000000" & correctedS(n­13 downto 1); 
when  "00000000000010000000000000000000"  =>  correctedS  <= 
"10000000000000" & correctedS(n­14 downto 1); 
when  "00000000000001000000000000000000"  =>  correctedS  <= 
"100000000000000" & correctedS(n­15 downto 1); 
when  "00000000000000100000000000000000"  =>  correctedS  <= 
"1000000000000000" & correctedS(n­16 downto 1); 
when  "00000000000000010000000000000000"  =>  correctedS  <= 
"10000000000000000" & correctedS(n­17 downto 1); 
when  "00000000000000001000000000000000"  =>  correctedS  <= 
"100000000000000000" & correctedS(n­18 downto 1); 
when  "00000000000000000100000000000000"  =>  correctedS  <= 
"1000000000000000000" & correctedS(n­19 downto 1); 
when  "00000000000000000010000000000000"  =>  correctedS  <= 
"10000000000000000000" & correctedS(n­20 downto 1); 
when  "00000000000000000001000000000000"  =>  correctedS  <= 
"100000000000000000000" & correctedS(n­21 downto 1); 
when  "00000000000000000000100000000000"  =>  correctedS  <= 
"1000000000000000000000" & correctedS(n­22 downto 1); 
when  "00000000000000000000010000000000"  =>  correctedS  <= 
"10000000000000000000000" & correctedS(n­23 downto 1); 
when  "00000000000000000000001000000000"  =>  correctedS  <= 
"100000000000000000000000" & correctedS(n­24 downto 1); 
when  "00000000000000000000000100000000"  =>  correctedS  <= 
"1000000000000000000000000" & correctedS(n­25 downto 1); 
when  "00000000000000000000000010000000"  =>  correctedS  <= 
"10000000000000000000000000" & correctedS(n­26 downto 1); 
when  "00000000000000000000000001000000"  =>  correctedS  <= 
"100000000000000000000000000" & correctedS(n­27 downto 1); 
when  "00000000000000000000000000100000"  =>  correctedS  <= 
"1000000000000000000000000000" & correctedS(n­28 downto 1); 
when  "00000000000000000000000000010000"  =>  correctedS  <= 
"10000000000000000000000000000" & correctedS(n­29 downto 1); 
when  "00000000000000000000000000001000"  =>  correctedS  <= 
"100000000000000000000000000000" & correctedS(n­30 downto 1); 





when  "10000000000000000000000000000000"  =>  correctedR  <= 
"0010" & correctedR(n­4 downto 1); 
when  "01000000000000000000000000000000"  =>  correctedR  <= 
"00010" & correctedR(n­5 downto 1); 





when  "00001000000000000000000000000000"  =>  correctedR  <=  "00000010"  & 
correctedR(n­8 downto 1); 
when  "00000100000000000000000000000000"  =>  correctedR  <= 
"000000010" & correctedR(n­9 downto 1); 
when  "00000010000000000000000000000000"  =>  correctedR  <= 
"0000000010" & correctedR(n­10 downto 1); 
when  "00000001000000000000000000000000"  =>  correctedR  <= 
"00000000010" & correctedR(n­11 downto 1); 
when  "00000000100000000000000000000000"  =>  correctedR  <= 
"000000000010" & correctedR(n­12 downto 1); 
when  "00000000010000000000000000000000"  =>  correctedR  <= 
"0000000000010" & correctedR(n­13 downto 1); 
when  "00000000001000000000000000000000"  =>  correctedR  <= 
"00000000000010" & correctedR(n­14 downto 1); 
when  "00000000000100000000000000000000"  =>  correctedR  <= 
"000000000000010" & correctedR(n­15 downto 1); 
when  "00000000000010000000000000000000"  =>  correctedR  <= 
"0000000000000010" & correctedR(n­16 downto 1); 
when  "00000000000001000000000000000000"  =>  correctedR  <= 
"00000000000000010" & correctedR(n­17 downto 1); 
when  "00000000000000100000000000000000"  =>  correctedR  <= 
"000000000000000010" & correctedR(n­18 downto 1); 
when  "00000000000000001000000000000000"  =>  correctedR  <= 
"0000000000000000010" & correctedR(n­19 downto 1); 
when  "00000000000000000100000000000000"  =>  correctedR  <= 
"00000000000000000010" & correctedR(n­20 downto 1); 
when  "00000000000000000010000000000000"  =>  correctedR  <= 
"000000000000000000010" & correctedR(n­21 downto 1); 
when  "00000000000000000001000000000000"  =>  correctedR  <= 
"0000000000000000000010" & correctedR(n­22 downto 1); 
when  "00000000000000000000100000000000"  =>  correctedR  <= 
"00000000000000000000010" & correctedR(n­23 downto 1); 
when  "00000000000000000000010000000000"  =>  correctedR  <= 
"000000000000000000000010" & correctedR(n­24 downto 1); 
when  "00000000000000000000001000000000"  =>  correctedR  <= 
"0000000000000000000000010" & correctedR(n­25 downto 1); 
when  "00000000000000000000000100000000"  =>  correctedR  <= 
"00000000000000000000000010" & correctedR(n­26 downto 1); 
when  "00000000000000000000000010000000"  =>  correctedR  <= 
"000000000000000000000000010" & correctedR(n­27 downto 1); 
when  "00000000000000000000000001000000"  =>  correctedR  <= 
"0000000000000000000000000010" & correctedR(n­28 downto 1); 
when  "00000000000000000000000000100000"  =>  correctedR  <= 
"00000000000000000000000000010" & correctedR(n­29 downto 1); 
when  "00000000000000000000000000010000"  =>  correctedR  <= 
"000000000000000000000000000010" & correctedR(n­30 downto 1); 
when  "00000000000000000000000000001000"  =>  correctedR  <= 
"0000000000000000000000000000010" & correctedR(n­31 downto 1); 









when  "01000000000000000000000000000000"  =>  correctedS  <= 
"011" & correctedS(n­3 downto 1); 
when  "00100000000000000000000000000000"  =>  correctedS  <= 
"0101" & correctedS(n­4 downto 1); 
when  "00010000000000000000000000000000"  =>  correctedS  <= 
"01001" & correctedS(n­5 downto 1); 
when  "00001000000000000000000000000000"  =>  correctedS  <=  "010001"  & 
correctedS(n­6 downto 1); 
when  "00000100000000000000000000000000"  =>  correctedS  <= 
"0100001" & correctedS(n­7 downto 1); 
when  "00000010000000000000000000000000"  =>  correctedS  <= 
"01000001" & correctedS(n­8 downto 1); 
when  "00000001000000000000000000000000"  =>  correctedS  <= 
"010000001" & correctedS(n­9 downto 1); 
when  "00000000100000000000000000000000"  =>  correctedS  <= 
"0100000001" & correctedS(n­10 downto 1); 
when  "00000000010000000000000000000000"  =>  correctedS  <= 
"01000000001" & correctedS(n­11 downto 1); 
when  "00000000001000000000000000000000"  =>  correctedS  <= 
"010000000001" & correctedS(n­12 downto 1); 
when  "00000000000100000000000000000000"  =>  correctedS  <= 
"0100000000001" & correctedS(n­13 downto 1); 
when  "00000000000010000000000000000000"  =>  correctedS  <= 
"01000000000001" & correctedS(n­14 downto 1); 
when  "00000000000001000000000000000000"  =>  correctedS  <= 
"010000000000001" & correctedS(n­15 downto 1); 
when  "00000000000000100000000000000000"  =>  correctedS  <= 
"0100000000000001" & correctedS(n­16 downto 1); 
when  "00000000000000010000000000000000"  =>  correctedS  <= 
"01000000000000001" & correctedS(n­17 downto 1); 
when  "00000000000000001000000000000000"  =>  correctedS  <= 
"010000000000000001" & correctedS(n­18 downto 1); 
when  "00000000000000000100000000000000"  =>  correctedS  <= 
"0100000000000000001" & correctedS(n­19 downto 1); 
when  "00000000000000000010000000000000"  =>  correctedS  <= 
"01000000000000000001" & correctedS(n­20 downto 1); 
when  "00000000000000000001000000000000"  =>  correctedS  <= 
"010000000000000000001" & correctedS(n­21 downto 1); 
when  "00000000000000000000100000000000"  =>  correctedS  <= 
"0100000000000000000001" & correctedS(n­22 downto 1); 
when  "00000000000000000000010000000000"  =>  correctedS  <= 
"01000000000000000000001" & correctedS(n­23 downto 1); 
when  "00000000000000000000001000000000"  =>  correctedS  <= 
"010000000000000000000001" & correctedS(n­24 downto 1); 
when  "00000000000000000000000100000000"  =>  correctedS  <= 
"0100000000000000000000001" & correctedS(n­25 downto 1); 
when  "00000000000000000000000010000000"  =>  correctedS  <= 
"01000000000000000000000001" & correctedS(n­26 downto 1); 
when  "00000000000000000000000001000000"  =>  correctedS  <= 
"010000000000000000000000001" & correctedS(n­27 downto 1); 
when  "00000000000000000000000000100000"  =>  correctedS  <= 
"0100000000000000000000000001" & correctedS(n­28 downto 1); 
when  "00000000000000000000000000010000"  =>  correctedS  <= 
"01000000000000000000000000001" & correctedS(n­29 downto 1); 
when  "00000000000000000000000000001000"  =>  correctedS  <= 
"010000000000000000000000000001" & correctedS(n­30 downto 1);
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when  "00000000000000000000000000000100"  =>  correctedS  <= 
"0100000000000000000000000000001" & correctedS(n­31 downto 1); 







when  "01000000000000000000000000000000"  =>  correctedR  <= 
"000" & correctedR(n­3 downto 1); 




when  "00001000000000000000000000000000"  =>  correctedR  <=  "000100"  & 
correctedR(n­6 downto 1); 
when  "00000100000000000000000000000000"  =>  correctedR  <= 
"0001000" & correctedR(n­7 downto 1); 
when  "00000010000000000000000000000000"  =>  correctedR  <= 
"00001000" & correctedR(n­8 downto 1); 
when  "00000001000000000000000000000000"  =>  correctedR  <= 
"000010000" & correctedR(n­9 downto 1); 
when  "00000000100000000000000000000000"  =>  correctedR  <= 
"0000010000" & correctedR(n­10 downto 1); 
when  "00000000010000000000000000000000"  =>  correctedR  <= 
"00000100000" & correctedR(n­11 downto 1); 
when  "00000000001000000000000000000000"  =>  correctedR  <= 
"000000100000" & correctedR(n­12 downto 1); 
when  "00000000000100000000000000000000"  =>  correctedR  <= 
"0000001000000" & correctedR(n­13 downto 1); 
when  "00000000000010000000000000000000"  =>  correctedR  <= 
"00000001000000" & correctedR(n­14 downto 1); 
when  "00000000000001000000000000000000"  =>  correctedR  <= 
"000000010000000" & correctedR(n­15 downto 1); 
when  "00000000000000100000000000000000"  =>  correctedR  <= 
"0000000010000000" & correctedR(n­16 downto 1); 
when  "00000000000000001000000000000000"  =>  correctedR  <= 
"00000000100000000" & correctedR(n­17 downto 1); 
when  "00000000000000000100000000000000"  =>  correctedR  <= 
"000000000100000000" & correctedR(n­18 downto 1); 
when  "00000000000000000010000000000000"  =>  correctedR  <= 
"0000000001000000000" & correctedR(n­19 downto 1); 
when  "00000000000000000001000000000000"  =>  correctedR  <= 
"00000000001000000000" & correctedR(n­20 downto 1); 
when  "00000000000000000000100000000000"  =>  correctedR  <= 
"000000000010000000000" & correctedR(n­21 downto 1); 
when  "00000000000000000000010000000000"  =>  correctedR  <= 
"0000000000010000000000" & correctedR(n­22 downto 1); 
when  "00000000000000000000001000000000"  =>  correctedR  <= 
"00000000000100000000000" & correctedR(n­23 downto 1); 
when  "00000000000000000000000100000000"  =>  correctedR  <= 
"000000000000100000000000" & correctedR(n­24 downto 1); 
when  "00000000000000000000000010000000"  =>  correctedR  <= 
"0000000000001000000000000" & correctedR(n­25 downto 1); 
when  "00000000000000000000000001000000"  =>  correctedR  <= 
"00000000000001000000000000" & correctedR(n­26 downto 1);
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when  "00000000000000000000000000100000"  =>  correctedR  <= 
"000000000000010000000000000" & correctedR(n­27 downto 1); 
when  "00000000000000000000000000010000"  =>  correctedR  <= 
"0000000000000010000000000000" & correctedR(n­28 downto 1); 
when  "00000000000000000000000000001000"  =>  correctedR  <= 
"00000000000000100000000000000" & correctedR(n­29 downto 1); 
when  "00000000000000000000000000000100"  =>  correctedR  <= 
"000000000000000100000000000000" & correctedR(n­30 downto 1); 
when  "00000000000000000000000000000010"  =>  correctedR  <= 
"0000000000000001000000000000000" & correctedR(n­31 downto 1); 









when  "01000000000000000000000000000000"  =>  correctedR  <= 
"100" & correctedR(n­3 downto 1); 
when  "00100000000000000000000000000000"  =>  correctedR  <= 
"1000" & correctedR(n­4 downto 1); 
when  "00010000000000000000000000000000"  =>  correctedR  <= 
"10000" & correctedR(n­5 downto 1); 
when  "00001000000000000000000000000000"  =>  correctedR  <=  "100000"  & 
correctedR(n­6 downto 1); 
when  "00000100000000000000000000000000"  =>  correctedR  <= 
"1000000" & correctedR(n­7 downto 1); 
when  "00000010000000000000000000000000"  =>  correctedR  <= 
"10000000" & correctedR(n­8 downto 1); 
when  "00000001000000000000000000000000"  =>  correctedR  <= 
"100000000" & correctedR(n­9 downto 1); 
when  "00000000100000000000000000000000"  =>  correctedR  <= 
"1000000000" & correctedR(n­10 downto 1); 
when  "00000000010000000000000000000000"  =>  correctedR  <= 
"10000000000" & correctedR(n­11 downto 1); 
when  "00000000001000000000000000000000"  =>  correctedR  <= 
"100000000000" & correctedR(n­12 downto 1); 
when  "00000000000100000000000000000000"  =>  correctedR  <= 
"1000000000000" & correctedR(n­13 downto 1); 
when  "00000000000010000000000000000000"  =>  correctedR  <= 
"10000000000000" & correctedR(n­14 downto 1); 
when  "00000000000001000000000000000000"  =>  correctedR  <= 
"100000000000000" & correctedR(n­15 downto 1); 
when  "00000000000000100000000000000000"  =>  correctedR  <= 
"1000000000000000" & correctedR(n­16 downto 1); 
when  "00000000000000010000000000000000"  =>  correctedR  <= 
"10000000000000000" & correctedR(n­17 downto 1); 
when  "00000000000000001000000000000000"  =>  correctedR  <= 
"100000000000000000" & correctedR(n­18 downto 1); 
when  "00000000000000000100000000000000"  =>  correctedR  <= 
"1000000000000000000" & correctedR(n­19 downto 1); 
when  "00000000000000000010000000000000"  =>  correctedR  <= 
"10000000000000000000" & correctedR(n­20 downto 1);
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when  "00000000000000000001000000000000"  =>  correctedR  <= 
"100000000000000000000" & correctedR(n­21 downto 1); 
when  "00000000000000000000100000000000"  =>  correctedR  <= 
"1000000000000000000000" & correctedR(n­22 downto 1); 
when  "00000000000000000000010000000000"  =>  correctedR  <= 
"10000000000000000000000" & correctedR(n­23 downto 1); 
when  "00000000000000000000001000000000"  =>  correctedR  <= 
"100000000000000000000000" & correctedR(n­24 downto 1); 
when  "00000000000000000000000100000000"  =>  correctedR  <= 
"1000000000000000000000000" & correctedR(n­25 downto 1); 
when  "00000000000000000000000010000000"  =>  correctedR  <= 
"10000000000000000000000000" & correctedR(n­26 downto 1); 
when  "00000000000000000000000001000000"  =>  correctedR  <= 
"100000000000000000000000000" & correctedR(n­27 downto 1); 
when  "00000000000000000000000000100000"  =>  correctedR  <= 
"1000000000000000000000000000" & correctedR(n­28 downto 1); 
when  "00000000000000000000000000010000"  =>  correctedR  <= 
"10000000000000000000000000000" & correctedR(n­29 downto 1); 
when  "00000000000000000000000000001000"  =>  correctedR  <= 
"100000000000000000000000000000" & correctedR(n­30 downto 1); 





when  "10000000000000000000000000000000"  =>  correctedS  <= 
"0010" & correctedS(n­4 downto 1); 
when  "01000000000000000000000000000000"  =>  correctedS  <= 
"00010" & correctedS(n­5 downto 1); 




when  "00001000000000000000000000000000"  =>  correctedS  <=  "00000010"  & 
correctedS(n­8 downto 1); 
when  "00000100000000000000000000000000"  =>  correctedS  <= 
"000000010" & correctedS(n­9 downto 1); 
when  "00000010000000000000000000000000"  =>  correctedS  <= 
"0000000010" & correctedS(n­10 downto 1); 
when  "00000001000000000000000000000000"  =>  correctedS  <= 
"00000000010" & correctedS(n­11 downto 1); 
when  "00000000100000000000000000000000"  =>  correctedS  <= 
"000000000010" & correctedS(n­12 downto 1); 
when  "00000000010000000000000000000000"  =>  correctedS  <= 
"0000000000010" & correctedS(n­13 downto 1); 
when  "00000000001000000000000000000000"  =>  correctedS  <= 
"00000000000010" & correctedS(n­14 downto 1); 
when  "00000000000100000000000000000000"  =>  correctedS  <= 
"000000000000010" & correctedS(n­15 downto 1); 
when  "00000000000010000000000000000000"  =>  correctedS  <= 
"0000000000000010" & correctedS(n­16 downto 1); 
when  "00000000000001000000000000000000"  =>  correctedS  <= 
"00000000000000010" & correctedS(n­17 downto 1); 
when  "00000000000000100000000000000000"  =>  correctedS  <= 
"000000000000000010" & correctedS(n­18 downto 1); 
when  "00000000000000001000000000000000"  =>  correctedS  <= 
"0000000000000000010" & correctedS(n­19 downto 1);
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when  "00000000000000000100000000000000"  =>  correctedS  <= 
"00000000000000000010" & correctedS(n­20 downto 1); 
when  "00000000000000000010000000000000"  =>  correctedS  <= 
"000000000000000000010" & correctedS(n­21 downto 1); 
when  "00000000000000000001000000000000"  =>  correctedS  <= 
"0000000000000000000010" & correctedS(n­22 downto 1); 
when  "00000000000000000000100000000000"  =>  correctedS  <= 
"00000000000000000000010" & correctedS(n­23 downto 1); 
when  "00000000000000000000010000000000"  =>  correctedS  <= 
"000000000000000000000010" & correctedS(n­24 downto 1); 
when  "00000000000000000000001000000000"  =>  correctedS  <= 
"0000000000000000000000010" & correctedS(n­25 downto 1); 
when  "00000000000000000000000100000000"  =>  correctedS  <= 
"00000000000000000000000010" & correctedS(n­26 downto 1); 
when  "00000000000000000000000010000000"  =>  correctedS  <= 
"000000000000000000000000010" & correctedS(n­27 downto 1); 
when  "00000000000000000000000001000000"  =>  correctedS  <= 
"0000000000000000000000000010" & correctedS(n­28 downto 1); 
when  "00000000000000000000000000100000"  =>  correctedS  <= 
"00000000000000000000000000010" & correctedS(n­29 downto 1); 
when  "00000000000000000000000000010000"  =>  correctedS  <= 
"000000000000000000000000000010" & correctedS(n­30 downto 1); 
when  "00000000000000000000000000001000"  =>  correctedS  <= 
"0000000000000000000000000000010" & correctedS(n­31 downto 1); 








when  "01000000000000000000000000000000"  =>  correctedR  <= 
"101" & correctedR(n­3 downto 1); 
when  "00100000000000000000000000000000"  =>  correctedR  <= 
"1001" & correctedR(n­4 downto 1); 
when  "00010000000000000000000000000000"  =>  correctedR  <= 
"10001" & correctedR(n­5 downto 1); 




when  "00000010000000000000000000000000"  =>  correctedR  <= 
"10000001" & correctedR(n­8 downto 1); 
when  "00000001000000000000000000000000"  =>  correctedR  <= 
"100000001" & correctedR(n­9 downto 1); 
when  "00000000100000000000000000000000"  =>  correctedR  <= 
"1000000001" & correctedR(n­10 downto 1); 
when  "00000000010000000000000000000000"  =>  correctedR  <= 
"10000000001" & correctedR(n­11 downto 1); 
when  "00000000001000000000000000000000"  =>  correctedR  <= 
"100000000001" & correctedR(n­12 downto 1); 
when  "00000000000100000000000000000000"  =>  correctedR  <= 
"1000000000001" & correctedR(n­13 downto 1); 
when  "00000000000010000000000000000000"  =>  correctedR  <= 
"10000000000001" & correctedR(n­14 downto 1);
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when  "00000000000001000000000000000000"  =>  correctedR  <= 
"100000000000001" & correctedR(n­15 downto 1); 
when  "00000000000000100000000000000000"  =>  correctedR  <= 
"1000000000000001" & correctedR(n­16 downto 1); 
when  "00000000000000010000000000000000"  =>  correctedR  <= 
"10000000000000001" & correctedR(n­17 downto 1); 
when  "00000000000000001000000000000000"  =>  correctedR  <= 
"100000000000000001" & correctedR(n­18 downto 1); 
when  "00000000000000000100000000000000"  =>  correctedR  <= 
"1000000000000000001" & correctedR(n­19 downto 1); 
when  "00000000000000000010000000000000"  =>  correctedR  <= 
"10000000000000000001" & correctedR(n­20 downto 1); 
when  "00000000000000000001000000000000"  =>  correctedR  <= 
"100000000000000000001" & correctedR(n­21 downto 1); 
when  "00000000000000000000100000000000"  =>  correctedR  <= 
"1000000000000000000001" & correctedR(n­22 downto 1); 
when  "00000000000000000000010000000000"  =>  correctedR  <= 
"10000000000000000000001" & correctedR(n­23 downto 1); 
when  "00000000000000000000001000000000"  =>  correctedR  <= 
"100000000000000000000001" & correctedR(n­24 downto 1); 
when  "00000000000000000000000100000000"  =>  correctedR  <= 
"1000000000000000000000001" & correctedR(n­25 downto 1); 
when  "00000000000000000000000010000000"  =>  correctedR  <= 
"10000000000000000000000001" & correctedR(n­26 downto 1); 
when  "00000000000000000000000001000000"  =>  correctedR  <= 
"100000000000000000000000001" & correctedR(n­27 downto 1); 
when  "00000000000000000000000000100000"  =>  correctedR  <= 
"1000000000000000000000000001" & correctedR(n­28 downto 1); 
when  "00000000000000000000000000010000"  =>  correctedR  <= 
"10000000000000000000000000001" & correctedR(n­29 downto 1); 
when  "00000000000000000000000000001000"  =>  correctedR  <= 
"100000000000000000000000000001" & correctedR(n­30 downto 1); 
when  "00000000000000000000000000000100"  =>  correctedR  <= 
"1000000000000000000000000000001" & correctedR(n­31 downto 1); 







when  "01000000000000000000000000000000"  =>  correctedS  <= 
"000" & correctedS(n­3 downto 1); 




when  "00001000000000000000000000000000"  =>  correctedS  <=  "100100"  & 
correctedS(n­6 downto 1); 
when  "00000100000000000000000000000000"  =>  correctedS  <= 
"1010000" & correctedS(n­7 downto 1); 
when  "00000010000000000000000000000000"  =>  correctedS  <= 
"100010000" & correctedS(n­9 downto 1); 
when  "00000001000000000000000000000000"  =>  correctedS  <= 
"100010000" & correctedS(n­9 downto 1);
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when  "00000000100000000000000000000000"  =>  correctedS  <= 
"1000010000" & correctedS(n­10 downto 1); 
when  "00000000010000000000000000000000"  =>  correctedS  <= 
"10000100000" & correctedS(n­11 downto 1); 
when  "00000000001000000000000000000000"  =>  correctedS  <= 
"100000100000" & correctedS(n­12 downto 1); 
when  "00000000000100000000000000000000"  =>  correctedS  <= 
"1000001000000" & correctedS(n­13 downto 1); 
when  "00000000000010000000000000000000"  =>  correctedS  <= 
"10000001000000" & correctedS(n­14 downto 1); 
when  "00000000000001000000000000000000"  =>  correctedS  <= 
"100000010000000" & correctedS(n­15 downto 1); 
when  "00000000000000100000000000000000"  =>  correctedS  <= 
"1000000010000000" & correctedS(n­16 downto 1); 
when  "00000000000000001000000000000000"  =>  correctedS  <= 
"10000000100000000" & correctedS(n­17 downto 1); 
when  "00000000000000000100000000000000"  =>  correctedS  <= 
"100000000100000000" & correctedS(n­18 downto 1); 
when  "00000000000000000010000000000000"  =>  correctedS  <= 
"1000000001000000000" & correctedS(n­19 downto 1); 
when  "00000000000000000001000000000000"  =>  correctedS  <= 
"10000000001000000000" & correctedS(n­20 downto 1); 
when  "00000000000000000000100000000000"  =>  correctedS  <= 
"100000000010000000000" & correctedS(n­21 downto 1); 
when  "00000000000000000000010000000000"  =>  correctedS  <= 
"1000000000010000000000" & correctedS(n­22 downto 1); 
when  "00000000000000000000001000000000"  =>  correctedS  <= 
"10000000000100000000000" & correctedS(n­23 downto 1); 
when  "00000000000000000000000100000000"  =>  correctedS  <= 
"100000000000100000000000" & correctedS(n­24 downto 1); 
when  "00000000000000000000000010000000"  =>  correctedS  <= 
"1000000000001000000000000" & correctedS(n­25 downto 1); 
when  "00000000000000000000000001000000"  =>  correctedS  <= 
"10000000000001000000000000" & correctedS(n­26 downto 1); 
when  "00000000000000000000000000100000"  =>  correctedS  <= 
"100000000000010000000000000" & correctedS(n­27 downto 1); 
when  "00000000000000000000000000010000"  =>  correctedS  <= 
"1000000000000010000000000000" & correctedS(n­28 downto 1); 
when  "00000000000000000000000000001000"  =>  correctedS  <= 
"10000000000000100000000000000" & correctedS(n­29 downto 1); 
when  "00000000000000000000000000000100"  =>  correctedS  <= 
"100000000000000100000000000000" & correctedS(n­30 downto 1); 
when  "00000000000000000000000000000010"  =>  correctedS  <= 
"1000000000000001000000000000000" & correctedS(n­31 downto 1); 


















































































































































































































































when  "01000000000000000000000000000000"  =>  correctedS  <= 
"010" & correctedS(n­3 downto 1); 
when  "00100000000000000000000000000000"  =>  correctedS  <= 
"0100" & correctedS(n­4 downto 1); 
when  "00010000000000000000000000000000"  =>  correctedS  <= 
"01000" & correctedS(n­5 downto 1); 
when  "00001000000000000000000000000000"  =>  correctedS  <=  "010000"  & 
correctedS(n­6 downto 1); 
when  "00000100000000000000000000000000"  =>  correctedS  <= 
"0100000" & correctedS(n­7 downto 1); 
when  "00000010000000000000000000000000"  =>  correctedS  <= 
"01000000" & correctedS(n­8 downto 1); 
when  "00000001000000000000000000000000"  =>  correctedS  <= 
"010000000" & correctedS(n­9 downto 1); 
when  "00000000100000000000000000000000"  =>  correctedS  <= 
"0100000000" & correctedS(n­10 downto 1); 
when  "00000000010000000000000000000000"  =>  correctedS  <= 
"01000000000" & correctedS(n­11 downto 1); 
when  "00000000001000000000000000000000"  =>  correctedS  <= 
"010000000000" & correctedS(n­12 downto 1); 
when  "00000000000100000000000000000000"  =>  correctedS  <= 
"0100000000000" & correctedS(n­13 downto 1); 
when  "00000000000010000000000000000000"  =>  correctedS  <= 
"01000000000000" & correctedS(n­14 downto 1); 
when  "00000000000001000000000000000000"  =>  correctedS  <= 
"010000000000000" & correctedS(n­15 downto 1); 
when  "00000000000000100000000000000000"  =>  correctedS  <= 
"0100000000000000" & correctedS(n­16 downto 1); 
when  "00000000000000010000000000000000"  =>  correctedS  <= 
"01000000000000000" & correctedS(n­17 downto 1); 
when  "00000000000000001000000000000000"  =>  correctedS  <= 
"010000000000000000" & correctedS(n­18 downto 1); 
when  "00000000000000000100000000000000"  =>  correctedS  <= 
"0100000000000000000" & correctedS(n­19 downto 1); 
when  "00000000000000000010000000000000"  =>  correctedS  <= 
"01000000000000000000" & correctedS(n­20 downto 1); 
when  "00000000000000000001000000000000"  =>  correctedS  <= 
"010000000000000000000" & correctedS(n­21 downto 1); 
when  "00000000000000000000100000000000"  =>  correctedS  <= 
"0100000000000000000000" & correctedS(n­22 downto 1); 
when  "00000000000000000000010000000000"  =>  correctedS  <= 
"01000000000000000000000" & correctedS(n­23 downto 1); 
when  "00000000000000000000001000000000"  =>  correctedS  <= 
"010000000000000000000000" & correctedS(n­24 downto 1); 
when  "00000000000000000000000100000000"  =>  correctedS  <= 
"0100000000000000000000000" & correctedS(n­25 downto 1); 
when  "00000000000000000000000010000000"  =>  correctedS  <= 
"01000000000000000000000000" & correctedS(n­26 downto 1); 
when  "00000000000000000000000001000000"  =>  correctedS  <= 
"010000000000000000000000000" & correctedS(n­27 downto 1);
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when  "00000000000000000000000000100000"  =>  correctedS  <= 
"0100000000000000000000000000" & correctedS(n­28 downto 1); 
when  "00000000000000000000000000010000"  =>  correctedS  <= 
"01000000000000000000000000000" & correctedS(n­29 downto 1); 
when  "00000000000000000000000000001000"  =>  correctedS  <= 
"010000000000000000000000000000" & correctedS(n­30 downto 1); 
when  "00000000000000000000000000000100"  =>  correctedS  <= 
"0100000000000000000000000000000" & correctedS(n­31 downto 1); 











when  "00010000000000000000000000000000"  =>  correctedR  <=  "0"  & 
correctedR(n­1 downto 1); 


















when  "00000000000001000000000000000000"  =>  correctedR  <=  "0"  & 
correctedR(n­1 downto 1); 
when  "00000000000000100000000000000000"  =>  correctedR  <=  "0"  & 
correctedR(n­1 downto 1); 
when  "00000000000000001000000000000000"  =>  correctedR  <=  "0"  & 
correctedR(n­1 downto 1); 
when  "00000000000000000100000000000000"  =>  correctedR  <=  "0"  & 
correctedR(n­1 downto 1); 
when  "00000000000000000010000000000000"  =>  correctedR  <=  "0"  & 
correctedR(n­1 downto 1); 
when  "00000000000000000001000000000000"  =>  correctedR  <=  "0"  & 
correctedR(n­1 downto 1); 
when  "00000000000000000000100000000000"  =>  correctedR  <=  "0"  & 
correctedR(n­1 downto 1); 
when  "00000000000000000000010000000000"  =>  correctedR  <=  "0"  & 
correctedR(n­1 downto 1); 
when  "00000000000000000000001000000000"  =>  correctedR  <=  "0"  & 
correctedR(n­1 downto 1);
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when  "00000000000000000000000100000000"  =>  correctedR  <=  "0"  & 
correctedR(n­1 downto 1); 
when  "00000000000000000000000010000000"  =>  correctedR  <=  "0"  & 
correctedR(n­1 downto 1); 
when  "00000000000000000000000001000000"  =>  correctedR  <=  "0"  & 
correctedR(n­1 downto 1); 
when  "00000000000000000000000000100000"  =>  correctedR  <=  "0"  & 
correctedR(n­1 downto 1); 
when  "00000000000000000000000000010000"  =>  correctedR  <=  "0"  & 
correctedR(n­1 downto 1); 
when  "00000000000000000000000000001000"  =>  correctedR  <=  "0"  & 
correctedR(n­1 downto 1); 
when  "00000000000000000000000000000100"  =>  correctedR  <=  "0"  & 
correctedR(n­1 downto 1); 
when  "00000000000000000000000000000010"  =>  correctedR  <=  "0"  & 
correctedR(n­1 downto 1); 






when  "10000000000000000000000000000000" =>  correctedS <=  "0" 
& correctedS(n­1 downto 1); 
when  "01000000000000000000000000000000" =>  correctedS <=  "0" 
& correctedS(n­1 downto 1); 
when  "00100000000000000000000000000000" =>  correctedS <=  "0" 
& correctedS(n­1 downto 1); 
when  "00010000000000000000000000000000"  =>  correctedS  <=  "0"  & 
correctedS(n­1 downto 1); 
when  "00001000000000000000000000000000"  =>  correctedS  <=  "0"  & 
correctedS(n­1 downto 1); 
when  "00000100000000000000000000000000" =>  correctedS <=  "0" 
& correctedS(n­1 downto 1); 
when  "00000010000000000000000000000000" =>  correctedS <=  "0" 
& correctedS(n­1 downto 1); 
when  "00000001000000000000000000000000"  =>  correctedS  <=  "0"  & 
correctedS(n­1 downto 1); 
when  "00000000100000000000000000000000" =>  correctedS <=  "0" 
& correctedS(n­1 downto 1); 
when  "00000000010000000000000000000000"  =>  correctedS  <=  "0"  & 
correctedS(n­1 downto 1); 
when  "00000000001000000000000000000000" =>  correctedS <=  "0" 
& correctedS(n­1 downto 1); 
when  "00000000000100000000000000000000" =>  correctedS <=  "0" 
& correctedS(n­1 downto 1); 
when  "00000000000010000000000000000000" =>  correctedS <=  "0" 
& correctedS(n­1 downto 1); 
when  "00000000000001000000000000000000"  =>  correctedS  <=  "0"  & 
correctedS(n­1 downto 1); 
when  "00000000000000100000000000000000"  =>  correctedS  <=  "0"  & 
correctedS(n­1 downto 1);
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when  "00000000000000001000000000000000"  =>  correctedS  <=  "0"  & 
correctedS(n­1 downto 1); 
when  "00000000000000000100000000000000"  =>  correctedS  <=  "0"  & 
correctedS(n­1 downto 1); 
when  "00000000000000000010000000000000"  =>  correctedS  <=  "0"  & 
correctedS(n­1 downto 1); 
when  "00000000000000000001000000000000"  =>  correctedS  <=  "0"  & 
correctedS(n­1 downto 1); 
when  "00000000000000000000100000000000"  =>  correctedS  <=  "0"  & 
correctedS(n­1 downto 1); 
when  "00000000000000000000010000000000"  =>  correctedS  <=  "0"  & 
correctedS(n­1 downto 1); 
when  "00000000000000000000001000000000"  =>  correctedS  <=  "0"  & 
correctedS(n­1 downto 1); 
when  "00000000000000000000000100000000"  =>  correctedS  <=  "0"  & 
correctedS(n­1 downto 1); 
when  "00000000000000000000000010000000"  =>  correctedS  <=  "0"  & 
correctedS(n­1 downto 1); 
when  "00000000000000000000000001000000"  =>  correctedS  <=  "0"  & 
correctedS(n­1 downto 1); 
when  "00000000000000000000000000100000"  =>  correctedS  <=  "0"  & 
correctedS(n­1 downto 1); 
when  "00000000000000000000000000010000"  =>  correctedS  <=  "0"  & 
correctedS(n­1 downto 1); 
when  "00000000000000000000000000001000"  =>  correctedS  <=  "0"  & 
correctedS(n­1 downto 1); 
when  "00000000000000000000000000000100"  =>  correctedS  <=  "0"  & 
correctedS(n­1 downto 1); 
when  "00000000000000000000000000000010"  =>  correctedS  <=  "0"  & 
correctedS(n­1 downto 1); 





when  "10000000000000000000000000000000"  =>  correctedR  <= 
"010" & correctedR(n­3 downto 1); 
when  "01000000000000000000000000000000"  =>  correctedR  <= 
"0100" & correctedR(n­4 downto 1); 
when  "00100000000000000000000000000000"  =>  correctedR  <= 
"01000" & correctedR(n­5 downto 1); 
when  "00010000000000000000000000000000"  =>  correctedR  <= 
"010000" & correctedR(n­6 downto 1); 
when  "00001000000000000000000000000000"  =>  correctedR  <=  "0100000"  & 
correctedR(n­7 downto 1); 
when  "00000100000000000000000000000000"  =>  correctedR  <= 
"01000000" & correctedR(n­8 downto 1); 
when  "00000010000000000000000000000000"  =>  correctedR  <= 
"010000000" & correctedR(n­9 downto 1); 
when  "00000001000000000000000000000000"  =>  correctedR  <= 
"0100000000" & correctedR(n­10 downto 1); 
when  "00000000100000000000000000000000"  =>  correctedR  <= 
"01000000000" & correctedR(n­11 downto 1); 
when  "00000000010000000000000000000000"  =>  correctedR  <= 
"010000000000" & correctedR(n­12 downto 1);
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when  "00000000001000000000000000000000"  =>  correctedR  <= 
"0100000000000" & correctedR(n­13 downto 1); 
when  "00000000000100000000000000000000"  =>  correctedR  <= 
"01000000000000" & correctedR(n­14 downto 1); 
when  "00000000000010000000000000000000"  =>  correctedR  <= 
"010000000000000" & correctedR(n­15 downto 1); 
when  "00000000000001000000000000000000"  =>  correctedR  <= 
"0100000000000000" & correctedR(n­16 downto 1); 
when  "00000000000000100000000000000000"  =>  correctedR  <= 
"01000000000000000" & correctedR(n­17 downto 1); 
when  "00000000000000010000000000000000"  =>  correctedR  <= 
"010000000000000000" & correctedR(n­18 downto 1); 
when  "00000000000000001000000000000000"  =>  correctedR  <= 
"0100000000000000000" & correctedR(n­19 downto 1); 
when  "00000000000000000100000000000000"  =>  correctedR  <= 
"01000000000000000000" & correctedR(n­20 downto 1); 
when  "00000000000000000010000000000000"  =>  correctedR  <= 
"010000000000000000000" & correctedR(n­21 downto 1); 
when  "00000000000000000001000000000000"  =>  correctedR  <= 
"0100000000000000000000" & correctedR(n­22 downto 1); 
when  "00000000000000000000100000000000"  =>  correctedR  <= 
"01000000000000000000000" & correctedR(n­23 downto 1); 
when  "00000000000000000000010000000000"  =>  correctedR  <= 
"010000000000000000000000" & correctedR(n­24 downto 1); 
when  "00000000000000000000001000000000"  =>  correctedR  <= 
"0100000000000000000000000" & correctedR(n­25 downto 1); 
when  "00000000000000000000000100000000"  =>  correctedR  <= 
"01000000000000000000000000" & correctedR(n­26 downto 1); 
when  "00000000000000000000000010000000"  =>  correctedR  <= 
"010000000000000000000000000" & correctedR(n­27 downto 1); 
when  "00000000000000000000000001000000"  =>  correctedR  <= 
"0100000000000000000000000000" & correctedR(n­28 downto 1); 
when  "00000000000000000000000000100000"  =>  correctedR  <= 
"01000000000000000000000000000" & correctedR(n­29 downto 1); 
when  "00000000000000000000000000010000"  =>  correctedR  <= 
"010000000000000000000000000000" & correctedR(n­30 downto 1); 
when  "00000000000000000000000000001000"  =>  correctedR  <= 
"0100000000000000000000000000000" & correctedR(n­31 downto 1); 




























































































































































































































































































































The window  function, which  is used by  the periodogram command,  is  an equation  that 
simulates  the  filter  of  the  spectrum  analyser  in  Matlab.  This  filter  defines  the  shape 
(width of the pulses) of the sequence. The sequence produced by the signal generator at 









Figure  Appendix2­A2  shows  the measured  spectrum  of  the  deterministic  PCM  signal. 
Figure  Appendix2­A3  shows  the  Matlab  result.  The  window  expression  is  given  in 
equation Appendix2­1A. 
Appendix2­A2: Deterministic PCM PSD from pulse generator. 











































15  ft ft ft ft W p p p p + - + =  (Appendix2­1A) 

























































































and  analysis  of  the  commands  that  have  been  used  to  plot  Appendix4­A2  have  to  be 
presented. 
PSD of  figure Appendix4­A2 uses  the window equation and the sample frequency. The 





















































Plotting Appendix4­3, which  is window and sampling  frequency not  included,  the PSD 
is: 





































It  should  be  mentioned  that  the  PSD  [108]  produces  the  right  PSD  with  random 
rectangular DiPPM but the powers have not presented. PSD of [108] shows just the sub­
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harmonics  (1,2,3,…etc).  Finally,  random DiPPM PSD with  window  but  normalised  to 
frame­rate, is: 
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than  previous  coding  techniques.  For  the  first  time,  Dicode  PPM  coder  software  simulation  has  been 
constructed  and original  results have been presented. Also,  the window  function which  is  the part  of  the 




Digital  Pulse  Position Modulation  (PPM)  has  been  considered  in  the  past  as  the  optimum  transmission 
format  for  optical  communication  using  both  free­space  and  optical  fibre  [1­10].  In  Digital  PPM,  the 
position  of  a  pulse  in  a  frame  is  controlled  by  the  original  PCM word. There  are  two main variables  in 
Digital  PMM  signaling,  the  coding  level  (the  number  of  PCM  bits  coded)  and  the modulation  index  (a 












format,  only  data  transitions  are  sent  and  no  signal  is  transmitted when  the  data  is  constant.  In DiPPM 




setting  the data  to  logic  one  (pulse SET), whereas  the negative pulse  resets  the data  to  logic  zero  (pulse 
RESET) (figure 2). These Set and RESET signals are converted  into two pulse positions in a data  frame. 
Thus a PCM transition from zero to one produces a pulse in slot S and a one to zero transition generates a 
pulse  in  slot  R.  If  the  PCM  data  is  constant,  no  signal  is  transmitted  (Table  1).  Two  slots  are  used  to 
transmit one bit of PCM, and so the line rate is two times that of the original PCM: considerable reduction 
in  speed  compared  to  digital  PPM.  Theoretical  results  show  that  a  simple,  leading  edge,  threshold­ 
detection,  DiPPM  system  gives  sensitivities  slightly  better  than  that  of  digital  PPM  at  high  fibre 











The main program  has  the  ability  to  accept  any  binary data  that  the  user  cares  to  input.  For  a  pseudo­ 
random input sequence, a built­in Matlab  routine has been used.  The user can program a binary sequence 
by  using  the  ‘’binary_generator=  [];’’  and  the  number  of  the  bits  of  the  binary  sequence  to 
‘’number_of_bits=;’’.  The  number  of  bits  of  the binary  sequence will  be  equal  to  ‘’number_of_bits=;’’ 
times  the  ‘’  number_of_samples=;’’.  The  main  program  also  controls  the  creation  of  time  scale  and 
synchronisation of the functions. The software simulation includes commands that plot the clock, the input 






of  the main program produces  the graphs of  figure 4.    Figure 4  shows  the output of  a DiPPM coder,  its 
PCM binary input and the input clock signal.
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To  ensure  that  the  spectrum  Matlab  command  simulates  the  spectrum  analyzer  equipment,  spectral 
measurements and simulation were taken using a deterministic PCM signal. 
























As can be  seen  from  figures  6  and 7  the  two  power  spectral  densities  do  not  agree.  This  is  due  to  two 




In  order  to  achieve  agreement,  a  window  (filter)  had  to  be  constructed  in  the  computer  software  to 
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where [X1……..Xm] is the signal sequence. In order to match the harmonics of the PSD to those measured 
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Figure 9 shows  the spectrum obtained from equation 3 and  the mathematically predicted spectrum of  the 
deterministic DiPPM signal. Thus the software now accurately models the hardware and so results obtained 
from the software program can be considered valid. 







































and  pseudo­random  binary  sequences  inputs  have  been  coded  successfully  to  DiPPM  scheme.  Also, 
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Digital  Pulse  Position Modulation  (PPM)  has  been  considered  in  the  past  as  the  optimum  transmission 







sensitivity comparable  to digital PPM. DiPPM is  the combination of Digital PPM and Dicode  technique 
formats. The Dicode technique is usually used in magnetic recording channels where bandwidth is limited, 
although  there  is  some  interest  in  using  it  in  optical  fibre  links.  In  this  signaling  format,  only  data 








considerable  reduction  in  speed  compared  to  digital  PPM.  Figure  1  shows  the  conversion  of  PCM  to 
DiPPM. 
Fig 1: Conversion of PCM data (top trace) to dicode PPM (bottom trace). 
A recent publication [15] has theoretically shown  that power  in  the DiPPM spectrum is not concentrated 
near  to  DC  and  that  it  is  possible  to  extract  the  DiPPM  frame­rate  component  directly  from  the  pulse 
stream.  In order to validate these theoretical results, it is necessary to build a DiPPM system. 
This paper presents  results obtained from an experimental DiPPM coder system.   Original results  for the 
spectrum  of  a  DiPPM  signal  are  presented  and  show  that  initial  indications  were  that  the  measured 
spectrum  does not  agree with  the  previous  theoretical work.   Also,  an original  derivation  of  the DiPPM 
























D.C..  Comparison with  the  results  of  a  previous  publication  [15]  reveals  a  disagreement,  hence  further 
investigation was necessary. 
3.  DiPPM Spectrum Verification. 
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Equation 1 represents  the Power Spectral Density (PSD) of a PCM sequence. Shifting  the  time axis does 
not affect the amplitude spectrum (Cn) but it does affect the phase spectrum by adding a phase shift of fs= 
pnft to  each component  in  the series. This relationship can be described mathematically with equation 2, 
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the  PSD  of  the  input  binary  generator  and  the  DiPPM  signal.  The  simulation  used  exactly  the  same 
conditions (frequency, input signal, period, etc) as that of the experimental DiPPM coder. 
Plots 





not  agree with  those  obtained  from  the  practical  system  (figure  2).    The  reason  for  this  is  because  the 
software model used a window that did not  correctly simulate the  shape of the practical data pulses [16]. 






In  order  to  achieve  the  uneven  mark:space  ratio  signals  generated  in  practice,  the  window  had  to  be 
modified  so  that  the  computer  predicted  results  contained  even  harmonics.  This  window  was  found  as 
follows. 
Windowing 







n  j j  e n e S m 
wm w m  (4) 

































15  ft ft ft ft W p p p p + - + =  (6) 






A DiPPM  signal,  with  a PRBS  input,  can be  represented  by  a  pulse  stream  that  includes SET  (10)  and 
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when  the  window  is  used.  Table  1  compares  the  powers  of  several  spectral  components  for  the 
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Dicode  PPM  has  been  postulated  as  a  coding  scheme  that  appears  to  be  more  efficient  than  some  of 
previous coding techniques.   Previous publications reported  theoretical simulations of Dicode PPM coder 
and spectrums of both practical and theoretical Dicode PPM coders have been presented. In this paper, for 
the  first  time,  the  extraction of  a clock  from a 240 Mbit/s Dicode PPM signal  is demonstrated.   Original 
experimental,  theoretical  and  computer  predicted  results  for  the  spectrum  of  a  Dicode  PPM  signal  are 
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PPM decoder.  But  symbol  synchronisation  is  required  in  every  digital  communication 
system which transmits information synchronously.  Thus, a synchronised clock signal is 
necessary  for the decoder  to decide which of the M slots occurring during a  frame time 











presented  the  time  synchronisation  problem  that  exists  in  PPM  systems  [15]  and  he 
considered  a  method  using  a  correlator  to  establish  the  error  signal  that  corrects  the 
oscillator [16­17].  The use of full slot width pulses cancels the spectral component and 
consists of squaring  the photo detector current before  feeding  the signal to a phase lock 
loop (PLL) [18­19]. 
A successful timing recovery has been reported by Davidson [20]. In 1986, Sibley [21] 
considered  a practical measurement of  the  timing component within digital  time frame. 
Spectral properties of PRBS digital PPM data have been publicised  [22­25] in 1992. An 
analytical solution has been presented for a given coding level and modulation index and 





A  popular  method  to  extract  the  clock  from  a  PPM  format,  especially  with  satellite 
optical  space  PPM,  is  that  with  maximum  likelihood  detector.  The  synchronisation 
sequences usually are inserted periodically into the data stream, where at the receiver, the 
frame phase  is estimated. Hence  they  are  synchronised with  the generated  frame clock. 
Because of these inserted sequences do not contribute towards the data but they represent 
a  redundant power,  hence,  the  sensitivity  of  the system has been  affected  and  that  is  a 




Tracking  pairs  of  back  to  back  pulses  is  another  timing  extraction  method,  in  which 
sequences  do  not  suffer  from  any  limitations,  is  one  that  has  been  used  in  free­space 
PPM.  But as the optical fibre PPM is different of that of satellite PPM structure, higher 
coding  levels has to be used so the optimum sensitivity could be achieved. The method 
that  does not  affect  the  sensitivity  of  the PPM  systems  is  the one  that  uses  phase  lock 
loop (PLL) in a timing extraction and synchronisation systems. It could be used in most 
PPM  formats. The clock which  is  synchronised with  the PPM signal,  generated by  the 
PLL, hence the PPM format does not lose its sensitivity. 
A  last  method  uses  redundancy  introduced  by  a  line  code  which  limits  the maximum 
pulse deviation from the centre of the frame and estimates the frame phase. However, this 
method  adds  complexity  at  both  transmitter  and  receiver  as  it  requires  coder  and 
decoders, which makes its implementation difficult. 
1.2 Alternative PPM Schemes 
In  the alternative PPM schemes,  such  as Multiple PPM  (MPPM) and Differential PPM 
(DPPM),  the  process  of  clock  recovery  and  synchronisation  is  more  difficult.    With 
multiple PPM a PCM data word  is formatted  into a data  frame of several pulses. Three 
PCM bits can be coded into a two pulse, five slot frame. The location of the pulses in the 
frame  determines  the  PCM  data  word  (e.g..  PCM=>Multiple  PPM,  ‘000’=>’00011’, 
‘011’=>’10001’,  ‘110’=>  ‘10010’).  Although  the  performance  of  multiple  PPM  is 
superior  to  both  digital  and  Dicode  PPM  (DiPPM),  the  constant  change  of  the  pulse 
position makes it not attractive to the most methods of  frame phase synchronisation. On 
the other hand, Differential PPM is a simpler scheme to multiple PPM. Every  frame of 
Differential PPM starts with  a SET (‘1’) bit and guard  is  following (‘00’). Thus  in  the 
first  stage  of  binary  scale,  the  PCM word  ‘000’  is  represented  as  ‘100’  in  differential 
PPM  format. As we count  up  in  the  PCM binary  scale, more  ‘0’  bits  are  added  to  the 








the optimum  transmission  format  for  optical communication using  both  free­space  and 
optical  fibre  [27­32].  Although  the  digital  PPM  scheme  offers  a  sensitivity  advantage 
over  standard  pulse  coded  modulation  (PCM),  it  does  so  at  the  expense  of  a  large 









while  theoretical  and  practical  power  spectrum density  (PSD)  of  deterministic DiPPM 
have been presented [38]. From the comparison of these two DiPPM PSDs with those of 
deterministic  PCM  spectrums,  a  windowing  equation  has  been  given  to  obtain  the 
agreement  between  experimental  and  theoretical  results.  The  use  of  the  windowing 
method,  which  produces  a  pulse  sequence  with  an  uneven  mark­space  ratio,  has  been 
analysed  and  original  results  of  deterministic  and  pseudo­random  binary  sequences 
(PRBS) DiPPM have been presented. Also mathematical equations of DiPPM PSDs have 
been  given  and  their  reliability  has  been  proved  through  the  comparison  of  original 
experimental,  theoretical  and  computer  predicted  results  for  the  spectrum  of  a  Dicode 
PPM  signal  [39].  Analysis  of  the  DiPPM  PSD  showed  that  DiPPM  format  is  highly 




A  timing  extraction  system  is  an  integral  part  of  a  complete  optical  DiPPM hardware 
system  that  maintains  the  necessary  decoder  timing  to  accomplish  the  DiPPM  data 
detection. Such system, after the photodetector [36], produces a slot clock that is in phase 
with the received slots that the receiver decoder requires. 
In  this  paper,  for  the  first  time,  timing  extraction  slot  and  frame  synchronisation  for 
DiPPM scheme and optical  receiving system have been presented. Measurements of  its 














Table 1 shows  the dicode PPM symbol alphabet. As  the symbols are  four, each symbol 









where  the  DiPPM  format  included  ISI  guards  and  later  on  at  [37]  with  minimised 
intersymbol  interference  as  it  has  been  presented  in  section  2.  The  symbol  error 
probability  of  DiPPM,  with  the  hypothesis  that  the  receiver  output  noise  voltage  is  a 
Gaussian random variable, is 
f s r es  P P P P + + =  (1) 























where ( ) 2 0  t n  is the mean square receiver output noise,  d v  is the receiver output at the 


























































v v Q  ISI d f - =  (7) 








amplifier was based on a common­collector  front­end  [36] having a  ­3dB bandwidth of 





















1 2 R g A  m v - =  (9)
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mv 
I g  E m  25 =  (10) 
while  1 A  is the input voltage at  1 Q  ,  d C  is the emitter­base capacitance,  c C  is the collector 
emitter capacitance and the  f C  is the capacitance at the feedback resistor  4 R  . 
4.  DiPPM Timing Extraction 
It has been shown [38­39] that DiPPM is an attractive scheme for optical communication 
and  it  can  be  implemented  very  easily.  In  addition,  timing  extraction,  slot  and  frame 
synchronisation is simple because of the position of the pulses in the frames. 
To achieve  the clock  recovery  from a  random DiPPM sequence  and  synchronisation of 












The  Loop  Filter  (Fig.4)  which  determines  the  dynamic  performance  of  the  loop, 
including  the capture  and  lock  ranges,  the bandwidth  and  the  transient  response,  has  a 













of  the  theory  that  already  has  been  described  in  this  paper.  Figure  6  shows  the 
synchronised PRBS DiPPM and clock outputs of the hardware. 
Fig. 6: PRBS DiPPM (top trace) Recovered Clock (bottom trace). 





Any  PCM  signal  of  the  DiPPM  decoder  that  comes  out  can  be  produced  only  by 
synchronised input data. Figure 8 shows the PSD of the DiPPM optical signal. 
Fig. 8: Optical DiPPM spectrum (synchronised DiPPM­Recovered clock). 
The  DiPPM  PSD  of  figure  8  disagrees  with  the  DiPPM  PSD  result  of  previous 
publication [39] with the power of the fourth harmonic. This is because the width and the 








1 15 . p p p p + - + - =  (14) 
Running  the  simulation  code  of  [38]  and  the  equation  6  of  publication  [39]  with 
windowing equation 14 of this report, the spectrum results are coming out are:
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For  the  first  time,  a  system  for  extracting  a  clock  from  a  DiPPM  system  has  been 
presented. Theoretical  descriptions of  the process  of  the  timing  extraction  system have 










simulation with  the use of  this window equation. Comparison of  the  spectra shows  the 
accuracy of the mathematical and software predictions and the experimental results.  An 
optical  system  has  been  described  and  the  PIN  bipolar  optical  receiver,  used  in  the 
experiment, has been presented. 
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The LM741 series are general purpose operational amplifi-
ers which feature improved performance over industry stan-
dards like the LM709. They are direct, plug-in replacements
for the 709C, LM201, MC1439 and 748 in most applications.
The amplifiers offer many features which make their appli-
cation nearly foolproof: overload protection on the input and
output, no latch-up when the common mode range is ex-
ceeded, as well as freedom from oscillations.
The LM741C is identical to the LM741/LM741A except that
the LM741C has their performance guaranteed over a 0˚C to
+70˚C temperature range, instead of −55˚C to +125˚C.
Features
Connection Diagrams
Metal Can Package Dual-In-Line or S.O. Package
00934102
Note 1: LM741H is available per JM38510/10101
Order Number LM741H, LM741H/883 (Note 1),
LM741AH/883 or LM741CH
See NS Package Number H08C
00934103
Order Number LM741J, LM741J/883, LM741CN
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Absolute Maximum Ratings (Note 2)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
(Note 7)
LM741A LM741 LM741C
Supply Voltage ±22V ±22V ±18V
Power Dissipation (Note 3) 500 mW 500 mW 500 mW
Differential Input Voltage ±30V ±30V ±30V
Input Voltage (Note 4) ±15V ±15V ±15V
Output Short Circuit Duration Continuous Continuous Continuous
Operating Temperature Range −55˚C to +125˚C −55˚C to +125˚C 0˚C to +70˚C
Storage Temperature Range −65˚C to +150˚C −65˚C to +150˚C −65˚C to +150˚C
Junction Temperature 150˚C 150˚C 100˚C
Soldering Information
N-Package (10 seconds) 260˚C 260˚C 260˚C
J- or H-Package (10 seconds) 300˚C 300˚C 300˚C
M-Package
Vapor Phase (60 seconds) 215˚C 215˚C 215˚C
Infrared (15 seconds) 215˚C 215˚C 215˚C
See AN-450 “Surface Mounting Methods and Their Effect on Product Reliability” for other methods of
soldering
surface mount devices.
ESD Tolerance (Note 8) 400V 400V 400V
Electrical Characteristics (Note 5)
Parameter Conditions LM741A LM741 LM741C Units
Min Typ Max Min Typ Max Min Typ Max
Input Offset Voltage TA = 25˚C
RS ≤ 10 kΩ 1.0 5.0 2.0 6.0 mV
RS ≤ 50Ω 0.8 3.0 mV
TAMIN ≤ TA ≤ TAMAX
RS ≤ 50Ω 4.0 mV
RS ≤ 10 kΩ 6.0 7.5 mV
Average Input Offset 15 µV/˚C
Voltage Drift
Input Offset Voltage TA = 25˚C, VS = ±20V ±10 ±15 ±15 mV
Adjustment Range
Input Offset Current TA = 25˚C 3.0 30 20 200 20 200 nA
TAMIN ≤ TA ≤ TAMAX 70 85 500 300 nA
Average Input Offset 0.5 nA/˚C
Current Drift
Input Bias Current TA = 25˚C 30 80 80 500 80 500 nA
TAMIN ≤ TA ≤ TAMAX 0.210 1.5 0.8 µA
Input Resistance TA = 25˚C, VS = ±20V 1.0 6.0 0.3 2.0 0.3 2.0 MΩ
TAMIN ≤ TA ≤ TAMAX, 0.5 MΩ
VS = ±20V
Input Voltage Range TA = 25˚C ±12 ±13 V





Electrical Characteristics (Note 5) (Continued)
Parameter Conditions LM741A LM741 LM741C Units
Min Typ Max Min Typ Max Min Typ Max
Large Signal Voltage Gain TA = 25˚C, RL ≥ 2 kΩ
VS = ±20V, VO = ±15V 50 V/mV
VS = ±15V, VO = ±10V 50 200 20 200 V/mV
TAMIN ≤ TA ≤ TAMAX,
RL ≥ 2 kΩ,
VS = ±20V, VO = ±15V 32 V/mV
VS = ±15V, VO = ±10V 25 15 V/mV
VS = ±5V, VO = ±2V 10 V/mV
Output Voltage Swing VS = ±20V
RL ≥ 10 kΩ ±16 V
RL ≥ 2 kΩ ±15 V
VS = ±15V
RL ≥ 10 kΩ ±12 ±14 ±12 ±14 V
RL ≥ 2 kΩ ±10 ±13 ±10 ±13 V
Output Short Circuit TA = 25˚C 10 25 35 25 25 mA
Current TAMIN ≤ TA ≤ TAMAX 10 40 mA
Common-Mode TAMIN ≤ TA ≤ TAMAX
Rejection Ratio RS ≤ 10 kΩ, VCM = ±12V 70 90 70 90 dB
RS ≤ 50Ω, VCM = ±12V 80 95 dB
Supply Voltage Rejection TAMIN ≤ TA ≤ TAMAX,
Ratio VS = ±20V to VS = ±5V
RS ≤ 50Ω 86 96 dB
RS ≤ 10 kΩ 77 96 77 96 dB
Transient Response TA = 25˚C, Unity Gain
Rise Time 0.25 0.8 0.3 0.3 µs
Overshoot 6.0 20 5 5 %
Bandwidth (Note 6) TA = 25˚C 0.437 1.5 MHz
Slew Rate TA = 25˚C, Unity Gain 0.3 0.7 0.5 0.5 V/µs
Supply Current TA = 25˚C 1.7 2.8 1.7 2.8 mA
Power Consumption TA = 25˚C
VS = ±20V 80 150 mW
VS = ±15V 50 85 50 85 mW
LM741A VS = ±20V
TA = TAMIN 165 mW
TA = TAMAX 135 mW
LM741 VS = ±15V
TA = TAMIN 60 100 mW
TA = TAMAX 45 75 mW
Note 2: “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is




Electrical Characteristics (Note 5) (Continued)
Note 3: For operation at elevated temperatures, these devices must be derated based on thermal resistance, and Tj max. (listed under “Absolute Maximum
Ratings”). Tj = TA + (θjA PD).
Thermal Resistance Cerdip (J) DIP (N) HO8 (H) SO-8 (M)
θjA (Junction to Ambient) 100˚C/W 100˚C/W 170˚C/W 195˚C/W
θjC (Junction to Case) N/A N/A 25˚C/W N/A
Note 4: For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.
Note 5: Unless otherwise specified, these specifications apply for VS = ±15V, −55˚C ≤ TA ≤ +125˚C (LM741/LM741A). For the LM741C/LM741E, these
specifications are limited to 0˚C ≤ TA ≤ +70˚C.
Note 6: Calculated value from: BW (MHz) = 0.35/Rise Time(µs).
Note 7: For military specifications see RETS741X for LM741 and RETS741AX for LM741A.







Physical Dimensions inches (millimeters)
unless otherwise noted
Metal Can Package (H)
Order Number LM741H, LM741H/883, LM741AH/883, LM741AH-MIL or LM741CH




Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
Ceramic Dual-In-Line Package (J)
Order Number LM741J/883
NS Package Number J08A
Dual-In-Line Package (N)
Order Number LM741CN





Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
10-Lead Ceramic Flatpak (W)
Order Number LM741W/883, LM741WG-MPR or LM741WG/883
NS Package Number W10A
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves
the right at any time without notice to change said circuitry and specifications.
For the most current product information visit us at www.national.com.
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS
WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR
CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the body, or
(b) support or sustain life, and whose failure to perform when
properly used in accordance with instructions for use
provided in the labeling, can be reasonably expected to result
in a significant injury to the user.
2. A critical component is any component of a life support
device or system whose failure to perform can be reasonably
expected to cause the failure of the life support device or
system, or to affect its safety or effectiveness.
BANNED SUBSTANCE COMPLIANCE
National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship
Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no ‘‘Banned







Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
















The MAX2605–MAX2609 evaluation kits (EV kits) simplify
evaluation of this family of voltage-controlled oscillators
(VCOs). These kits enable testing of the devices’ per-
formance and require no additional support circuitry.
Both signal outputs use SMA connectors to facilitate
connection to RF test equipment.
These EV kits are fully assembled and tested. Their oscil-
lation frequencies are set to approximately the midrange
of the respective VCOs.
Features
♦ Easy Evaluation
♦ Complete, Tunable VCO Test Board with Tank
Circuit
♦ Low Phase Noise
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PART
MAX2605EVKIT
MAX2606EVKIT -40°C to +85°C
-40°C to +85°C





MAX2608EVKIT -40°C to +85°C











MAX2609EVKIT -40°C to +85°C 6 SOT23-6
Murata 814-237-1431 814-238-0490 murata.com
For free samples and the latest literature, visit www.maxim-ic.com or phone 1-800-998-8800.
For small orders, phone 1-800-835-8769.
D ESIG N A T IO N QTY DESCRIPTION
C1, C4 2









10µF ±10%, 16V tantalum cap aci tor
AVX TAJC106K016
R1 1 270Ω ±5% resistor (0603)
R2, R3 2 Not installed
R4 1 10Ω ±5% resistor (0603)

















None 1 MAX2605/6/7 EV kit circuit board
None 1 MAX2605–MAX2609 data sheet
MAX2606 Component List
D ESIGNA T ION QTY DESCRIPTION
C1, C4 2









10µF ±10%, 16V tantalum cap aci tor
AVX TAJC106K016
R1 1 270Ω ±5% resistor (0603)
R2, R3 2 Not installed
R4 1 10Ω ±5% resistor (0603)















None 1 MAX2605/6/7 EV kit circuit board



























The MAX2605–MAX2609 evaluation kits are fully
assembled and factory tested. Follow the instructions in
the Connections and Setup section for proper device
evaluation.
Test Equipment Required
• Low-noise power supplies (these are recommended
for oscillator noise measurement). Noise or ripple will
frequency-modulate the oscillator and cause spectral
spreading. Batteries can be used in place of power
supplies, if necessary.
– Use a DC power supply capable of supplying
+2.7V to +5.5V. Alternatively, use two or three 1.5V
batteries.
– Use a DC power supply capable of supplying
+0.4V to +2.4V, continuously variable, for TUNE.
Alternatively, use two 1.5V batteries with a resistive
voltage divider or potentiometer.
• An RF spectrum analyzer that covers the operating
frequency range of the MAX2605–MAX2609
• A 50Ω coaxial cable with SMA connectors
• An ammeter (optional)
Connections and Setup
1) Connect a DC supply (preset to +3V) to the VCC and
GND terminals (through an ammeter, if desired) on
the EV kit.
2) Turn on the DC supply. If used, the ammeter reading
MAX2607 Component List
D ESIG N A T IO N QTY DESCRIPTION
C1, C4 2









10µF ±10%, 16V tantalum cap aci tor
AVX TAJC106K016
R1 1 270Ω ±5% resistor (0603)
R2, R3 2 Not installed
R4 1 10Ω ±5% resistor (0603)















None 1 MAX2605/6/7 EV kit circuit board
None 1 MAX2605–MAX2609 data sheet
MAX2608 Component List
D ESIG N A T IO N QTY DESCRIPTION
C1 1













10µF ±10%, 16V tantalum cap aci tor
AVX TAJC106K016
R1 1 270Ω ±5% resistor (0603)
R2, R3 2 Not installed

















None 1 MAX2608/9 EV kit circuit board
























approximates the typical operating current specified
in the MAX2605–MAX2609 data sheet.
3) Connect the VCO output (OUT+ or OUT-) to a spec-
trum analyzer with a 50Ω coaxial cable.
4) Apply a positive variable DC voltage between 0.4V
and 2.4V to TUNE.
5) Check the tuning bandwidth on the spectrum analyz-
er by varying the tuning voltage (+0.4V to +2.4V).
Layout Considerations
The EV kit PC board can serve as a guide for laying out
a board using the MAX2605–MAX2609. Generally, the
VCC pin on the PC board should have a decoupling
capacitor placed close to the IC. This minimizes noise
coupling from the supply. Also, place the VCO as far
away as possible from the noisy section of a larger sys-
tem, such as a switching regulator or digital circuits.
The VCO’s performance is strongly dependent on the
availability of the external tuning inductor. For best per-
formance, use high-Q components and choose their val-
ues carefully. To minimize the effects of parasitic ele-
ments, which degrade circuit performance, place the
tuning inductor and CBYP close to the VCO. For higher-
frequency versions, include the parasitic PC board
inductance and capacitance when calculating the
oscillation frequency. In addition, remove the ground
plane around and under the tuning inductor to minimize
the effect of parasitic capacitance. 
Noise on TUNE translates into FM noise on the outputs;
therefore, keep the trace between TUNE and the control
circuitry as short as possible. If necessary, use an RC
filter to further suppress noise, as done on the EV kits.
MAX2609 Component List
D ESIG N A T IO N QTY DESCRIPTION
C1 1













10µF ±10%, 16V tantalum cap aci tor
AVX TAJC106K016
R1 1 270Ω ±5% resistor (0603)
R2, R3 2 Not installed

















None 1 MAX2608/9 EV kit circuit board








































































































































Figure 3. MAX2605/MAX2606/MAX2607 EV Kits Component
Placement Guide—Top Silk Screen
1.0"
Figure 4. MAX2608/MAX2609 EV Kits Component Placement
Guide—Top Silk Screen
1.0"
Figure 5. MAX2605/MAX2606/MAX2607 EV Kits PC Board
Layout—Component Side
1.0"
Figure 6. MAX2608/MAX2609 EV Kits PC Board Layout—
Component Side
1.0"
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are
implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
6 _____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA  94086 408-737-7600

























EV Kits PC Board Layout—Ground Plane
1.0"
For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800.
For small orders, phone 1-800-835-8769.
General Descript ion
The MAX4104/MAX4105/MAX4304/MAX4305 op amps
feature ultra-high speed, low noise, and low distortion in
a SOT23 package. The unity-gain-stable MAX4104
requires only 20mA of supply current while delivering
625MHz b and wid th and  400V/µs slew rate. The
MAX4304, compensated for gains of +2V/V or greater,
delivers a 730MHz bandwidth and a 1000V/µs slew
rate. The MAX4105 is compensated for a minimum gain
of +5V/V and delivers a 410MHz bandwidth and a
1400V/sec slew rate. The MAX4305 has +10V/V mini-
mum gain compensation and delivers a 340MHz band-
width and a 1400V/µs slew rate.
Low voltage noise density of 2.1nV/√Hz and -88dBc
spurious-free dynamic range make these devices ideal
for low-noise/low-distortion video and telecommunica-
tions applications. These op amps also feature a wide
output voltage swing of ±3.7V and ±70mA output current-
drive capability. For space-critical applications, they









♦ Low 2.1nV/√Hz Voltage Noise Density
♦ Ultra-High 740MHz -3dB Bandwidth (MAX4304,
AVCL = 2V/V)
♦ 100MHz 0.1dB Gain Flatness (MAX4104/4105)
♦ 1400V/µs Slew Rate (MAX4105/4305)
♦ -88dBc SFDR (5MHz, RL = 100Ω) (MAX4104/4304)
♦ High Output Current Drive: ±70mA
♦ Low Differential Gain/Phase Error: 0.01%/0.01°
(MAX4104/4304)
♦ Low ±1mV Input Offset Voltage
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ADC BUFFER WITH GAIN (AVCL = 2V/V)
330 W
Typical Applicat ion Circuit
19-4757; Rev 3; 10/98
PART
MAX4104ESA

































5-pin SOT23, 8-pin SO
5-pin SOT23, 8-pin SO
5-pin SOT23, 8-pin SO
5-pin SOT23, 8-pin SO
VEE
IN-IN+










Pin Configurations continued at end of data sheet.
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(VCC = +5V, VEE = -5V, VCM = 0, RL = 100kΩ, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
Supply Voltage (VCC to VEE)................................................+12V
Voltage on Any Pin to Ground..........(VEE - 0.3V) to (VCC + 0.3V)
Short-Circuit Duration (VOUT to GND)........................Continuous
Continuous Power Dissipation (TA = +70°C)
5-pin SOT23 (derate 7.1mW/°C above +70° C)...........571mW
8-pin SO (derate 5.9mW/°C above +70° C).................471mW
Operating Temperature Range ...........................-40°C to +85°C
Storage Temperature Range .............................-65°C to +150°C
Lead Temperature (soldering, 10sec) .............................+300°C
VOUT = 0
RL = short to ground
Guaranteed by PSRR test
RL = 30Ω
RL = 100kΩ
VCC = 3.5V to 5.5V
-2.8V ≤ VCM ≤ 4.1V
-2.8V ≤ VOUT ≤ 2.8V, RL = 100Ω
VOUT = 0
Guaranteed by CMRR test
Either input
-0.8V ≤ VIN ≤ 0.8V




mA±53 ±70IOUTOutput Current Drive
±3.0 -3.5 to +3.4
V
±3.5 -3.7 to +3.8
VOUTOutput Voltage Swing
dB55 65AVOLOpen-Loop Gain
mA20 27ISQuiescent Supply Current







dB75 85PSSR+Positive Power-Supply RejectionRatio
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AC ELECTRICAL CHARACTERISTICS
(VCC = +5V, VEE = -5V, VCM = 0, RL = 100Ω; AV = +1V/V for MAX4104, +2V/V for MAX4304, +5V/V for MAX4105, +10V/V for MAX4305;












pA/√Hz3.1inInput Current Noise Density
nV/√Hz2.1enInput Voltage Noise Density

























































NTSC, RL = 150Ω MAX4105/MAX4305 0.02
MAX4105/MAX4305
MAX4104/MAX4304
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__________________________________________Typical Operat ing Characterist ics




100k 1M 10M 100M 1G
MAX4104 
SMALL-SIGNAL GAIN
































100k 1M 10M 100M 1G
MAX4304
SMALL-SIGNAL GAIN







































100k 1M 10M 100M 1G
MAX4105
SMALL-SIGNAL GAIN







































100k 1M 10M 100M 1G
MAX4305
SMALL-SIGNAL GAIN







































100k 1M 10M 100M 1G
MAX4105
GAIN FLATNESS







































100k 1M 10M 100M 1G
MAX4104
GAIN FLATNESS































100k 1M 10M 100M 1G
MAX4304
GAIN FLATNESS







































100k 1M 10M 100M 1G
MAX4305
GAIN FLATNESS







































100k 1M 10M 100M 1G
MAX4104
LARGE-SIGNAL GAIN 
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100k 1M 10M 100M 1G
MAX4304
LARGE-SIGNAL GAIN








































100k 1M 10M 100M 1G
MAX4105
LARGE-SIGNAL GAIN








































100k 1M 10M 100M 1G
MAX4305
LARGE-SIGNAL GAIN 














































































































































































































































































Typical Operat ing Characterist ics (cont inued)
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Typical Operat ing Characterist ics (cont inued)















































RL = 150 W

















































RL = 150 W
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RL = 100k W



























Typical Operat ing Characterist ics (cont inued)
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Typical Operat ing Characterist ics (cont inued)



































































The MAX4104/MAX4105/MAX4304/MAX4305 are ultra-
high-speed, low-noise amplifiers featuring -3dB band-
wid ths up  to 880MHz, 0.1dB gain flatness up  to
100MHz, and low differential gain and phase errors of
0.01% and 0.01°, respectively. These devices operat e
on dual power supplies ranging from ±3.5V to ±5.5V
and require only 20mA of supply current. 
The MAX4104/MAX4304/MAX4105/MAX4305 are opti-
mized for minimum closed-loop gains of +1V/V, +2V/V,
+5V/V and +10V/V (respectively) with corresponding 
-3dB bandwidths of 880MHz, 730MHz, 430MHz, and
350MHz. Each device in this family features a low input
voltage noise density of only 2.1nV/√Hz (at 1MHz), an
output current drive of ±70mA, and spurious-free
dynamic range as low as -88dBc (5MHz, RL = 100Ω). 
___________Applicat ions Information
Layout and Pow er-Supply Bypassing
The MAX4104/MAX4105/MAX4304/MAX4305 have an
extremely high bandwidth, and consequently require
careful board layout, including the possible use of 
constant-impedance microstrip or stripline techniques.
To realize the full AC performance of these high-speed
amplifiers, pay careful attention to power-supp ly
bypassing and board layout. The PC board should
have at least two layers:  a signal and power layer on
one side, and a large, low-impedance ground plane on
the other side. The ground plane should be as free of
voids as possible. With multilayer boards, locate the
ground plane on a layer that incorporates no signal or
power traces. 
Regardless of whether or not a constant-impedance
board is used, it is best to observe the following guide-
lines when designing the board:
1) Do not use wire-wrapped boards (they are much too
induc tive) or b readboards (they are much too
capacitive).
2) Do not use IC sockets. IC sockets increase reac-
tances.
3) Keep signal lines as short and straight as possible.
Do not make 90°turns; round all corners.
4) Observe high-frequency bypassing techniques to
maintain the amplifier’s accuracy and stability. 
5) Bear in mind that, in general, surface-mount compo-
nents have shorter bodies and lower parasitic reac-
tance, resulting in greatly improved high-frequency
performance over through-hole components.
The bypass capacitors should include 1nF and 0.1µF
ceramic surface-mount capacitors between each sup-
ply pin and the ground plane, located as close to the
package as possible. Optionally, place a 10µF tantalum
capacitor at the power supply pins’ point of entry to the
PC board to ensure the integrity of incoming supplies.
The power-supply trace should lead directly from the
tantalum capacitor to the VCC and VEE pins. To mini-
mize parasitic inductance, keep PC traces short and
use surface-mount components.
Input termination resistors and output back-termination
resistors, if used, should be surface-mount types, and
should be placed as close to the IC pins as possible. 
DC and Noise Errors
The MAX4104/MAX4105/MAX4304/MAX4305 output
offset voltage, VOUT (Figure 1), can be calculated with
the following equation:
VOUT = [VOS + (IB+ x RS) + (IB- x (RF || RG))] [1 + RF / RG]
where:
VOS = input offset voltage (in volts)
1 + RF/RG = amplifier closed-loop gain (dimensionless)
IB+ = noninverting input bias current (in amps)
IB- = inverting input bias current (in amps)
RG = gain-setting resistor (in ohms)
RF = feedback resistor (in ohms)
RS = source resistor at noninverting input (in ohms)
The following equation represents output noise density:
e  1 R
R
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in = input current noise density (in pA/√Hz)
en = input voltage noise density (in nV/√Hz)
The MAX4104/MAX4105/MAX4304/MAX4305 have a
very low, 2.1nV/√Hz input voltage noise density and
3.1pA/√Hz input current noise density.
An examp le of DC-error c alc ulations, using  the
MAX4304 typical data and the typical operating circuit
with RF = RG = 330Ω (RF || RG = 165Ω) and RS = 50Ω
gives:
Calculating total output noise in a similar manner yields
the following:
With a 200MHz system bandwidth, this calculates to
60.8µVRMS (approximately 365µVp-p, using the six-
sigma calculation). 
ADC Input  Buffers
Input buffer amplifiers can be a source of significant
error in high-speed ADC applications. The input buffer
is usually required to rapidly charge and discharge the
ADC’s input, which is often capacitive. In addition, the
input impedance of a high-speed ADC often changes
very rapidly during the conversion cycle—a condition
that demands an amplifier with very low output imped-
ance at high frequencies to maintain measurement
accuracy. The combination of high-speed, fast slew
rate, low noise, and low-distortion available in the
MAX4104/MAX4105/MAX4304/MAX4305 makes them
ideally suited for use as buffer amplifiers in high-speed
ADC applications.
Video Line Driver 
The MAX4104/MAX4105/MAX4304/MAX4305 are opti-
mized to drive coaxial transmission lines when the
cable is terminated at both ends, as shown in Figure 2.
To minimize reflections and maximize power transfer,
select the termination resistors to match the character-
istic impedance of the transmission line. Cable frequen-
cy response can cause variations in the flatness of the
signal.
Driving Capacit ive Loads
The MAX4104/MAX4105/MAX4304/MAX4305 provide
maximum AC performance when driving no output load
capacitance. This is the case when driving a correctly
terminated transmission line (i.e., a back-terminated
cable).
In most amplifier circuits, driving a large load capaci-
tance increases the chance of oscillations occurring.
The amplifier’s output impedance and the load capaci-
tor combine to add a pole and excess phase to the
loop response. If the pole’s frequency is low enough
and phase margin is degraded sufficiently, oscillations
may result.
A second concern when driving capacitive loads origi-
nates from the amplifier’s output impedance, which
e
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appears inductive at high frequencies. This inductance
forms an L-C resonant circuit with the capacitive load,
which causes peaking in the frequency response and
degrades the amplifier’s phase margin.
The MAX4104/MAX4105/MAX4304/MAX4305 drive
capac itive loads up  to 10pF without osc il lation.
However, some peaking may occur in the frequency
domain (Figure 3). To drive larger capacitance loads or
to reduce ringing, add an isolation resistor between the
amplifier’s output and the load (Figure 4).
The value of RISO depends on the circuit’s gain and the
c ap ac it ive load  (Fig ure 5). Fig ure 6 shows the
MAX4104/MAX4105/MAX4304/MAX4305 frequency
response with the isolation resistor and a capacitive
load. With higher capacitive values, bandwidth is domi-
nated by the RC network formed by RISO and CL; the
bandwidth of the amplifier itself is much higher. Also
note that the isolation resistor forms a divider that
decreases the voltage delivered to the load.
Maxim’s High-Speed Evaluat ion Boards
The MAX4104 evaluation kit manual shows a suggest-
ed layout for Maxim’s high-speed, single-amplifier eval-
uation boards. This board was developed using the
techniques described previously (see Layout and
Power-Supply Bypassing section). The smallest avail-
able surface-mount resistors were used for the feed-
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Figure 3a.  MAX4104 Frequency Response with Capacitive





















































Figure 3b.  MAX4304 Frequency Response with Capacitive
Load and No Isolation Resistor
Figure 3d.  MAX4305 Frequency Response with Capacitive
Load and No Isolation Resistor
Figure 3c.  MAX4105 Frequency Response with Capacitive

















































































distance from the IC to these resistors, thus reducing
the capacitance associated with longer lead lengths.
SMA connectors were used for best high-frequency
performance. Because distances are extremely short,
performance is unaffected by the fact that inputs and
outputs do not match a 50Ω line. However, in applica-
tions that require lead lengths greater than 1/4 of the
waveleng th of the highest frequency of interest,
constant-impedance traces should be used.
Fully assembled evaluation boards are available for the
MAX4104 in an 8-pin SO package.
740MHz, Low -Noise, Low -Distortion 


































































RISO = 15 W
CL = 83pF
CL = 68pF
Figure 6.  Frequency Responses vs. Capacitive Load with 15Ω
Isolation Resistor




SUBSTRATE CONNECTED TO VEE
Ordering Information (cont inued)
*Future product—contact factory for availability.
PART
MAX4105ESA -40°C to +85°C
TEMP. RANGE PIN-PACKAGE
8 SO
MAX4105EUK-T -40°C to +85°C 5 SOT23-5
MAX4304ESA
MAX4304EUK-T
MAX4305ESA* -40°C to +85°C
-40°C to +85°C
-40°C to +85°C 8 SO
5 SOT23-5
8 SO




























Pin Configurat ions (cont inued)
This datasheet has been download from:
www.datasheetcatalog.com
Datasheets for electronics components.
General Description
The MAX9382/MAX9383 are high-speed PECL/ECL
phase-frequency detectors designed for use in high-
bandwidth phase-locked loop (PLL) applications. The
devices compare a single-ended reference (R) and a
VCO (V) input and produce pulse streams on differen-
tial up (U) and down (D) outputs. When integrated, the
difference of the output pulse streams provides a con-
trol voltage proportional to input phase or frequency dif-
ference. Guaranteed minimum short pulse duration
completely eliminates minimum phase difference
requirements during the lock condition, maximizing
loop jitter performance.
The MAX9382/MAX9383 feature low propagation and
reset delay, making them ideal for high-frequency clock
synchronization use. The MAX9382 uses 100K logic
levels, has a supply voltage range of VCC - VEE = 4.2V
to 5.5V, and is pin compatible with Motorola’s
MCK12140. The MAX9383 uses 10H logic levels with a
supply voltage range of VCC - VEE = 4.75V to 5.5V and
is pin compatible with the MCH12140.
The MAX9382/MAX9383 are available in industry-stan-









♦ Guaranteed Minimum Pulse Width Eliminates
Dead Band
♦ 450MHz Typical Bandwidth with up to ±pi Phase
Detection
♦ 75kΩ Internal Input Pulldown Resistors
♦ 44mA Typical Supply Current
♦ ±2kV ESD Protection (Human Body Model)
♦ Pin Compatible with MCK12140 and MCH12140





































19-2234; Rev 1; 11/02
*Future product—contact factory for availability.
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
PART TEMP RANGE PIN-PACKAGE
MAX9382EUA* -40°C to +85°C 8 µMAX
MAX9382ESA -40°C to +85°C 8 SO
MAX9383EUA* -40°C to +85°C 8 µMAX
































MAX9382 DC ELECTRICAL CHARACTERISTICS
(VCC - VEE = 4.2V to 5.5V. Outputs loaded with 50Ω ±1% to VCC - 2V, unless otherwise noted. Typical values at VCC - VEE = 4.5V.)
(Notes 1, 2, 3)
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
VCC - VEE ............................................................................+6.0V
Inputs (R, V).................................................(VCC) to (VEE - 0.3V)
Continuous Output Current .................................................50mA
Surge Output Current........................................................100mA
Junction-to-Ambient Thermal Resistance in Still Air*
8-Pin µMAX ..............................................................+221°C/W 
8-Pin SO ..................................................................+170°C/W
Junction-to-Ambient Thermal Resistance with*
500LFPM Airflow
8-Pin µMAX ..............................................................+155°C/W 
8-Pin SO.....................................................................+99°C/W
Junction-to-Case Thermal Resistance 
8-Pin µMAX ...............................................................+39°C/W 
8-Pin SO....................................................................+40°C/W
Operating Temperature Range ...........................-40°C to +85°C
Junction Temperature ......................................................+150°C
Storage Temperature Range .............................-65°C to +150°C
ESD Protection
Human Body Model (R, V, U, U, D, D)............................±2kV
Soldering Temperature (10s) .......................................... +300°C
*Ratings are for single-layer board.
-40°C +25°C +85°C
PARAMETER SYMBOL CONDITIONS





































IIH VIN = VIHMAX 150 150 150 µA
Input Low
Current
IIL VIN = VILMIN 0.5 0.5 0.5 µA























































VIN = VIH or
VIL
585 820 585 810 585 800 mV
POWER SUPPLY

















MAX9383 DC ELECTRICAL CHARACTERISTICS
(VCC - VEE = 4.75V to 5.5V. Outputs loaded with 50Ω ±1% to VCC - 2V, unless otherwise noted. Typical values at VCC - VEE = 5.2V.)
(Notes 1, 2, 3)
MAX9382/MAX9383 AC ELECTRICAL CHARACTERISTICS
(Over specified DC input parameters, f = 100MHz, outputs loaded with 50Ω ±1% to VCC - 2V, unless otherwise noted.) (Note 5)
-40°C +25°C +85°C
PARAMETER SYMBOL CONDITIONS





































IIH VIN = VIHMAX 150 150 150 µA
Input Low
Current
IIL VIN = VILMIN 0.5 0.5 0.5 µA























































VIN = VIH or
VIL
650 822 650 817 650 803 mV
POWER SUPPLY
Supply Current IEE (Note 4) 37 52 38 52 39 52 mA
-40°C +25°C +85°C
PARAMETER SYMBOL CONDITIONS
MIN TYP MAX MIN TYP MAX MIN TYP MAX
UNITS
R Input to U
Output Delay
tPRU Figure 1 575 650 750 590 660 780 635 720 830 ps
V Input to D
Output Delay
tPVD Figure 1 575 650 750 590 660 780 635 720 830 ps
R Input to D
Output Delay
tPRD Figure 1 945 1120 1320 960 1110 1360 1005 1150 1360 ps
V Input to U
Output Delay
tPVU Figure 1 945 1120 1320 960 1110 1360 1005 1150 1360 ps
Minimum Pulse
Duration

















































80 160 100 180 110 190 ps
Note 1: Measurements are made with the device in thermal equilibrium.
Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative.
Note 3: DC parameters are production tested at +85°C. DC limits are guaranteed by design and characterization over the full oper-
ating temperature range.
Note 4: All pins open except VCC and VEE.
Note 5: Guaranteed by design and characterization. Limits are set to ±6 sigma.
Note 6: Phase offset is defined as the difference in propagation delay timing between the two input paths. It is measured between
the U and D outputs at the differential crosspoint with a rising edge simultaneously applied at the R and V inputs.
Note 7: Device jitter added to the input signal.
MAX9382/MAX9383 AC ELECTRICAL CHARACTERISTICS (continued)
























-40 35-15 10 60 85




































-40 10-15 35 60 85
MAX9382

































-40 10-15 35 60 80
MAX9383


















































































































































































































-4 0-2 2 4
Typical Operating Characteristics
(VCC - VEE = +4.5V (MAX9382) or VCC - VEE = +5.2V (MAX9383), VIH = VCC - 1.00V, VIL = VCC - 1.60V, fR = fV = 100MHz, outputs
















The MAX9382/MAX9383 are high-speed phase or fre-
quency detectors. The MAX9382 is compatible with 100K
logic and has a power-supply range of VCC - VEE = 4.2V
to 5.5V. The MAX9383 is compatible with 10H logic with a
power-supply range of VCC - VEE = 4.75V to 5.5V. Both
devices are specified to function from -40°C to +85°C. 
Each device is symmetrical; the R and V input functions
may be swapped, together with the U and D output
functions, and the inputs and outputs relabeled.
Because of this device symmetry, a necessary condi-
tion for correct phase measurement operation is that
the U and D outputs must both be high (state 0 condi-
tion) when the rising edge of the leading input is
received. This condition is automatically generated
when the two inputs are at different frequencies. 
Phase Detection
The MAX9382/MAX9383 are intended for use in high-
bandwidth PLL applications. These devices compare a
single-ended VCO input (V) to a single-ended refer-
ence input (R) to determine the phase or frequency
relationship between V and R. The device differential
outputs U, U and D, D provide pulse trains with duty
cycle proportional to the phase or frequency difference
between R and V. These outputs are the up and down
signals required to control the system VCO. Figure 1
shows typical waveforms when V leads R and V lags R.
Subtracting and integrating these two outputs provide
the necessary VCO control signal. Figure 3 shows the
device transfer function obtained. The detector can
detect phase differences up to ±2pi. The application
frequency and the characteristics of the device internal
reset circuits determine the usable input phase differ-
ence range. 
Frequency Detection
Figure 4 is the state diagram for the MAX9382/
MAX9383. With the two inputs at the same frequency,
and input R leading input V, the device toggles
between states 0 and 2. Similarly, if input R lags input
V, the device toggles between states 0 and 1. With the
two inputs at different frequencies, the output becomes
a function of the frequency difference. The normalized
ideal transfer function is given by:
and
Output Pulses
When inputs R and V are at the same phase and fre-
quency, outputs U, U and D, D produce a stream of
minimum duration pulses that occur at the rising edges
of the input waveforms. This is the lock condition. If
either input starts to lead the other in phase, the width
of pulses on the corresponding output (U for R input, D
for V input) increases in proportion to the phase differ-




for f fOUT AVE
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for f fOUT AVE
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Inverting Up Output. Pulse stream is generated at this pin when fR > fV or V lags R in phase.
Terminate with 50Ω resistor to VCC - 2V or equivalent.
2 U
Noninverting Up Output. Pulse stream is generated at this pin when fR > fV or V lags R in phase.
Terminate with 50Ω resistor to VCC - 2V or equivalent.
3 D
Inverting Down Output. Pulse stream is generated at this pin when fV > fR or R lags V in phase.
Terminate with 50Ω resistor to VCC - 2V or equivalent.
4 D
Noninverting Down Output. Pulse stream is generated at this pin when fV > fR or R lags V in phase.
Terminate with 50Ω resistor to VCC - 2V or equivalent.
5 VEE Negative Supply
6 V Single-Ended VCO Input
7 R Single-Ended Reference Input
8 VCC
Positive Supply. Bypass from VCC to VEE with 0.1µF and 0.01µF ceramic capacitors. Place the
capacitors as close to the device as possible with the smaller value capacitor closest to the device.
system VCO to increase or decrease frequency to
maintain the lock condition.
The minimum output pulse duration is an important
parameter for the design of the signal processing func-
tions, which follow the phase detector. When controlling
a charge-pump integrator, a detector can produce a
dead-zone characteristic at the lock condition if the
minimum pulse width is too short. MAX9382/MAX9383
eliminate this dead-zone characteristic, and the result-
ing phase offset at lock, by providing a well-defined
minimum output pulse width.
Applications Information
The MAX9382/MAX9383 input and output levels are
defined to be relative to the positive supply voltage. In
ECL systems, the positive supply voltage is convention-
ally chosen to be system ground. This arrangement
produces the best noise immunity, since ground is nor-
mally a system-wide reference voltage. Operate the
devices with VCC connected to ground and VEE con-
nected to a negative supply for ECL systems. With
PECL systems, connect VCC to a positive supply and
VEE to ground. 
Power-Supply Bypassing
Adequate power-supply bypassing is necessary to
maximize the performance and noise immunity of ECL
devices. This is particularly true of a PECL system
where the power-supply voltage is used as a reference.
Bypass VCC to VEE with high-frequency surface-mount
ceramic 0.1µF and 0.01µF capacitors in parallel and as

























































tor closest to the device pins. Use multiple parallel vias
for ground plane connection to minimize inductance.
Circuit Board Traces
Input and output trace characteristics affect the perfor-
mance of ECL/PECL devices. Connect each of the
detector’s inputs and outputs to a 50Ω characteristic
impedance trace. Avoid impedance discontinuities,
maintain the distance between differential traces, avoid
sharp corners, and keep the electrical length of the dif-
ferential traces matched. This maximizes common-
mode noise rejection and reduces signal skew. Trace
vias cause impedance discontinuities, so keep the
number of vias in the 50Ω traces to a minimum. Reduce
reflections by maintaining the 50Ω characteristic
impedance through connectors and across cables.
Output Termination
Terminate outputs through 50Ω to VCC - 2V or use an
equivalent Thevenin termination. When a single-ended
signal is taken from a differential output, terminate both
outputs. For example, if the U output of the MAX9382 or
MAX9383 is connected to a single-ended input, termi-










































































































































































Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are
implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
10 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA  94086 408-737-7600
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H 0.2440.228 5.80 6.20











(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information,
go to www.maxim-ic.com/packages.)
This datasheet has been download from:
www.datasheetcatalog.com
Datasheets for electronics components.
